


HEXFET[®] Power MOSFET

Features


- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description

Specifically designed for Automotive applications, this HEXFET[®] Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications



V _{DSS}	40V
R _{DS(on)} typ.	1.4mΩ
max.	1.7mΩ
D (Silicon Limited)	343A①
D (Package Limited)	195A



G	D	S
Gate	Drain	Source

Dees nort number Deekers Ture		Standard Pack		Ordershie Port Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
		Tube	50	AUIRLS3034
AUIRLS3034	D ² -Pak	Tape and Reel Left	800	AUIRLS3034TRL

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	343①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	243①	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	195	A
I _{DM}	Pulsed Drain Current @	1372	
P _D @T _C = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) 3	255	mJ
I _{AR}	Avalanche Current ②	See Fig.14,15, 22a, 22b	A
E _{AR}	Repetitive Avalanche Energy ②		mJ
dv/dt	Peak Diode Recovery ④	4.6	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case 90		0.4	°C/W
R _{0JA}	Junction-to-Ambient (PCB Mount) ®		40	C/VV

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at <u>www.infineon.com</u>

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.04		V/°C	Reference to 25°C, I_D = 5mA \bigcirc
	Statia Drain ta Sauraa On Dagiatanga		1.4	1.7		V _{GS} = 10V, I _D = 195A ⑤
R _{DS(on)}	DS(on) Static Drain-to-Source On-Resistance		1.6	2.0	mΩ	V _{GS} = 4.5V, I _D = 172A ⑤
V _{GS(th)}	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	286			S	V _{DS} = 10V, I _D = 195A
R _{G(Int)}	Internal Gate Resistance		2.1		Ω	
1	Drain to Source Lookage Current			20		V _{DS} = 40V, V _{GS} = 0V
IDSS	Drain-to-Source Leakage Current			250	μA	V _{DS} = 40V,V _{GS} = 0V,T _J =125°C
I _{GSS}	Gate-to-Source Forward Leakage			100		V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Q _g	Total Gate Charge	 108	162		I _D = 185A
Q _{gs}	Gate-to-Source Charge	 29		nC	V _{DS} = 20V
Q_{gd}	Gate-to-Drain Charge	 54		nc	V _{GS} = 4.5V⑤
Q _{sync}	Total Gate Charge Sync. (Qg –Qgd)	54			
t _{d(on)}	Turn-On Delay Time	 65			V _{DD} = 26V
t _r	Rise Time	 827		20	I _D = 195A
t _{d(off)}	Turn-Off Delay Time	 97		ns	R _G = 2.1Ω
t _f	Fall Time	 355			V _{GS} = 4.5V⑤
C _{iss}	Input Capacitance	 10315			V _{GS} = 0V
C _{oss}	Output Capacitance	 1980			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	 935		рF	<i>f</i> = 1.0MHz
Coss eff.(ER)	Effective Output Capacitance (Energy Related)	 2378			V _{GS} = 0V, V _{DS} = 0V to 32V⑦
Coss eff.(TR)	Effective Output Capacitance (Time Related)	 2986			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions											
ls	Continuous Source Current			343①		MOSFET symbol											
IS	(Body Diode)			343U	Α	showing the											
	Pulsed Source Current		1372							1	12	10	12	1272		A .	integral reverse 《니다
I _{SM}	(Body Diode) ②			1372		p-n junction diode.											
V_{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C,I _S = 195A,V _{GS} = 0V ⑤											
+			39		200	$T_{J} = 25^{\circ}C \qquad V_{DD} = 34V$											
t _{rr}	Reverse Recovery Time		41		ns	<u>T_J = 125°C</u> I _F = 195A,											
0	Reverse Recovery Charge		39		nC	<u>T」= 25°C</u> di/dt = 100A/µs ⑤											
Q _{rr}	Reverse Recovery Charge		46			<u>T」= 125°C</u>											
I _{RRM}	Reverse Recovery Current		1.7		Α	T_ = 25°C											
t _{on}	Forward Turn-On Time	Intrinsic	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{s}+L_{D}$)														

Notes:

① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.

② Repetitive rating; pulse width limited by max. junction temperature.

③ Limited by T_{Jmax} , starting $T_J = 25^{\circ}$ C, L = 0.013mH, $R_G = 25\Omega$, $I_{AS} = 195A$, $V_{GS} = 10V$. Part not recommended for use above this value.

④ $I_{SD} \leq 195A$, di/dt $\leq 841A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^{\circ}C$.

(5) Pulse width \leq 400µs; duty cycle \leq 2%.


© Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.


Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.

When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994

 $\textcircled{M} R_{\theta JC} \text{ value shown is at time zero.}$










Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage







Fig. 2 Typical Output Characteristics




















Fg 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage





Fig 12. Maximum Avalanche Energy vs. Drain Current










Fig 14. Avalanche Current vs. Pulse width




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$
 - ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \mathsf{P}_{\mathsf{D}\;(\mathsf{ave})} &= \mathsf{1}/\mathsf{2}\;(\;\mathsf{1.3}\cdot\mathsf{BV}\cdot\mathsf{I}_{\mathsf{av}}) = \Delta\mathsf{T}/\;\mathsf{Z}_{\mathsf{thJC}}\\ \mathsf{I}_{\mathsf{av}} &= \mathsf{2}\Delta\mathsf{T}/\;[\mathsf{1.3}\cdot\mathsf{BV}\cdot\mathsf{Z}_{\mathsf{th}}]\\ \mathsf{E}_{\mathsf{AS}\;(\mathsf{AR})} &= \mathsf{P}_{\mathsf{D}\;(\mathsf{ave})}\cdot\mathsf{t}_{\mathsf{av}} \end{split}$$






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt






Fig. 19 - Typical Stored Charge vs. dif/dt










Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit





Fig 22b. Unclamped Inductive Waveforms




Vds Vgs(th) Qgs1 Qgs2 Qgd Qgodr






D²Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))



AD TIF



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

7. CONTROLLING DIMENSION: INCH.

8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

PLATING BASE META - b1, b3 (c) c1 c1 (c, b2) <u>SECTION B-B & C-C</u> SCALE: NONE
B B AL B B B B B B B B B B B B B

S Y M		DIMEN	SIONS		N
B O	MILLIM	ETERS	INC	HES	O T E S
L	MIN.	MAX.	MIN.	MAX.	E S
А	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
Ь	0.51	0.99	.020	.039	
Ь1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
с1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270	_	4
Е	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245	—	4
е	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
∟1	_	1.68	-	.066	4
L2	_	1.78	-	.070	
L3	0.25	BSC	.010	BSC	

LEAD ASSIGNMENTS


HEXFET

1.- GATE 2, 4.- DRAIN 3.- SOURCE

DIODES 1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2, 4.- CATHODE 3.- ANODE


> IGBTs, CoPACK 1.- GATE 2, 4.- COLLECTOR 3.- EMITTER

D²Pak (TO-263AB) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

D²Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

		Automotive (per AEC-Q101)			
Qualificat	tion Level	Comments: This part number(s) passed Automotive qualification. Infineor Industrial and Consumer qualification level is granted by extension of the high Automotive level.			
Moisture	Sensitivity Level	D ² -Pak MSL1			
	Machine Model	Class M4 (+/- 800V) [†] AEC-Q101-002			
ESD	Human Body Model	Class H3A (+/- 6000V) [†] AEC-Q101-001 Class C5 (+/- 2000V) [†] AEC-Q101-005			
	Charged Device Model				
RoHS Co	mpliant	Yes			

+ Highest passing voltage.

Revision History

Date	Comments			
3/20/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1			
Updated data sheet with new IR corporate template				
Updated package outline and part marking on page 8.				
 4/9/2014 Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. 				
11/4/2015	Updated datasheet with corporate template			
11/4/2015	Corrected ordering table on page 1.			

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.



单击下面可查看定价,库存,交付和生命周期等信息

>>Infineon Technologies(英飞凌)