

# CY62128EV30 MoBL® Automotive 1-Mbit (128 K × 8) Static RAM

#### **Features**

■ Very high-speed: 45 ns

■ Temperature ranges:

 $\square$  Automotive-A: -40 °C to +85 °C  $\square$  Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62128DV30

■ Ultra low standby power

Typical standby current: 1 μA
 Maximum standby current: 4 μA

■ Ultra low active power

☐ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in Pb-free 32-pin small outline integrated circuit (SOIC), 32-pin thin small outline package (TSOP) Type I, and 32-pin STSOP packages

### **Functional Description**


The CY62128EV30 is a high performance CMOS static RAM module organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{\mathsf{CE}}_1$  HIGH or  $\mathsf{CE}_2$  LOW). The eight input and output pins (I/O0 through I/O7) are placed in a high-impedance state when the device is deselected ( $\overline{\mathsf{CE}}_1$  HIGH or  $\mathsf{CE}_2$  LOW), the outputs are disabled ( $\overline{\mathsf{OE}}$  HIGH), or a write operation is in progress ( $\overline{\mathsf{CE}}_1$  LOW and  $\mathsf{CE}_2$  HIGH and  $\overline{\mathsf{WE}}$  LOW).

To write to the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins is then written into the location specified on the Address pin (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> <u>HIGH</u>) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related resources, click here.

## **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 001-65528 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709

408-943-2600





#### Contents

Pin Configuration	3
Product Portfolio	3
Pin Definitions	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	13
Package Diagrams	14
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	



## **Pin Configuration**

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]




Figure 3. 32-pin SOIC pinout [1]



### **Product Portfolio**

	Range V <sub>CC</sub> Range (V)				Power Dissipation						
Product			Range	V <sub>CC</sub> Range (V)		Speed (ns)	C	Operating	J I <sub>CC</sub> (mA	)	Standb
		f = 1 MHz				f = f <sub>max</sub>		(μA)			
		Min	<b>Typ</b> [2]	Max		<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max
CY62128EV30LL	Automotive-A	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4
CY62128EV30LL	Automotive-E	2.2	3.0	3.6	55	1.3	4.0	11	35	1	30

#### Notes

<sup>1.</sup> NC pins are not connected on the die.

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



## **Pin Definitions**

I/O Type	Description
Input	A <sub>0</sub> -A <sub>16</sub> . Address inputs
Input/output	I/O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation.
Input/control	<b>WE</b> . Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
Input/control	CE <sub>1</sub> . Chip Enable 1, Active LOW.
Input/control	CE2. Chip Enable 2, Active HIGH.
Input/control	<b>OE</b> . Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When de-asserted HIGH, I/O pins are tri-stated, and act as input data pins.
Ground	GND. Ground for the device.
Power supply	V <sub>CC</sub> . Power supply for the device.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with

to ground potential  $^{[3, 4]}$  .....-0.3 V to  $V_{CC(max)}$  + 0.3 V

DC voltage applied to outputs in High Z state  $^{[3,\ 4]}$  ......-0.3 V to V  $_{CC(max)}$  + 0.3 V

DC input voltage  $^{[3, 4]}$  .....-0.3 V to  $V_{CC(max)}$  + 0.3 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[5]</sup>
CY62128EV30LL	Automotive-A	–40 °C to +85 °C	
	Automotive-E	–40 °C to +125 °C	3.6 V

#### **Electrical Characteristics**

Over the Operating Range

D	Description	Test Conditions		45 ns (Auto-A)			55 ns (Auto-E)			Unit
Parameter	Description	lest Cond	Mi		<b>Typ</b> [6]	Max	Min	<b>Typ</b> [6]	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA, V}$	<sub>CC</sub> ≤ 2.70 V	2.0	_	_	2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{OH}$	<sub>CC</sub> ≥ 2.70 V	2.4	-	1	2.4	_	-	V
$V_{OL}$	Output LOW voltage	$I_{OL} = 0.1 \text{ mA}$		ı	_	0.4	I	-	0.4	V
		$I_{OL}$ = 2.1 mA, $V_{CO}$	<sub>C</sub> ≥2.70 V	_	_	0.4	-	_	0.4	V
$V_{IH}$	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7$	7 V	1.8	_	$V_{CC} + 0.3 V$	1.8	_	$V_{CC} + 0.3 V$	V
		$V_{CC} = 2.7 \text{ V to } 3.0$	6 V	2.2	_	$V_{CC}$ + 0.3 $V$	2.2	_	V <sub>CC</sub> + 0.3 V	V
$V_{IL}$	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7$	7 V	-0.3	_	0.6	-0.3	_	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.0$	6 V	-0.3	_	0.8	-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_{IN} \le V_{CC}$		-1	_	+1	-4	_	+4	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}, C$	output disabled	-1	_	+1	-4	_	+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	CC = V <sub>CCmax</sub>	_	11	16	_	11	35	mA
	current		OUT = 0 mA CMOS levels	-	1.3	2.0	-	1.3	4.0	mA
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}_{\text{f}} = \text{f}_{\text{max}} \text{ (address a f} = 0 \text{ (OE and WE)}$	/, V <sub>IN</sub> ≤ 0.2 V, and data only),	ı	1	4	-	1	35	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2 V_{IN} \ge V_{CC} - 0.2 V_{IN} \ge V_{CC} - 0.2 V_{CC} = 3.60$	or $V_{IN} < 0.2 V$ ,	_	1	4	_	1	30	μА

#### Notes

- Notes

  3. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.

  4. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.

  5. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.

  6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  7. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit	33.01	48.67	32.56	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)	board	3.42	25.86	3.59	°C/W

#### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Cond	Min	<b>Typ</b> [9]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	_	_	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$\frac{V_{CC}}{V_{CC}} = 1.5 \text{ V},$	Automotive-A	_	_	3	μΑ
		$\begin{array}{l} \frac{V_{CC}}{CE_1} \ge V_{CC} - 0.2 \text{ V or} \\ CE_2 \le 0.2 \text{ V,} \\ V_{IN} \ge V_{CC} - 0.2 \text{ V or} \\ V_{IN} \le 0.2 \text{ V} \end{array}$	Automotive-E	-	_	30	μА
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	_	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		CY62128EV30LL-45	45	_	_	ns
			CY62128EV30LL-55	55	_	_	

#### **Data Retention Waveform**

Figure 5. Data Retention Waveform [13]



- 9. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 10. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be at CMOS level to meet the  $I_{SB1} / I_{SCDR}$  spec. Other inputs can be left floating.

- 11. Tested initially and after any design or process changes that may affect these parameters.
   12. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.
   13. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



## **Switching Characteristics**

Over the Operating Range

[14 15]	B I di	45 ns (Aut	omotive-A)	55 ns (Aut		
Parameter [14, 15]	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z [16]	5	_	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [16, 17]	_	18	_	20	ns
t <sub>LZCE</sub>	CE LOW to Low Z [16]	10	_	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [16, 17]	_	18	_	20	ns
t <sub>PU</sub>	CE LOW to Power-up	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-down	_	45	_	55	ns
Write Cycle [18, 19	)		•	•		•
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	40	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	-	25	_	ns
t <sub>HD</sub>	Data Hold from write end	0	-	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [16, 17]	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [16]	10	-	10	_	ns

<sup>14.</sup>  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is HIGH.

15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{QL}/I_{OH}$  as shown in the Figure 4 on page 6.

16. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZOE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  for any given device.

17.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the output enter a high impedance state.

18. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

19. The minimum write pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be equal to the sum of  $t_{SD}$  and  $t_{HZWE}$ .



## **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled)  $^{[20,\ 21]}$ 





Figure 7. Read Cycle No. 2 (OE Controlled) [21, 22, 23]



<sup>20.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

21.  $\overline{WE}$  is HIGH for read cycle.


22.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

23. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $\overline{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 (WE Controlled) [24, 25, 26, 27]



<sup>24.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}}$ ,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

25.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>27.</sup> If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high impedance state. 28. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled)  $^{[29,\ 30,\ 31,\ 32]}$ 





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [29, 32, 33]



- Notes

  29. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH 30. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

  31. Data I/O is high impedance if OE = V<sub>IH</sub>.

  32. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

- 33. The minimum write pulse width should be equal to the sum of t<sub>SD</sub> and t<sub>HZWE</sub>.

  34. During this period, the I/Os are in output state. Do not apply input signals.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[35]</sup>	Χ	Χ	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[35]</sup>	L	Χ	Χ	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	Н	L	Χ	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Note
35. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXA	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-A
	CY62128EV30LL-45ZXA	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXA	51-85094	32-pin STSOP (Pb-free)	
55	CY62128EV30LL-55ZXE	51-85056	32-pin TSOP Type I (Pb-free)	Automotive-E
	CY62128EV30LL-55SXE	51-85081	32-pin 450-Mil SOIC (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 11. 32-pin SOIC (450 Mil) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 \*E



## Package Diagrams (continued)

Figure 12. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32R Package Outline, 51-85056




51-85056 \*G



# Package Diagrams (continued)

Figure 13. 32-pin Small TSOP (8 x 13.4 x 1.2 mm) ZA32 Package Outline, 51-85094



51-85094 \*G

Document Number: 001-65528 Rev. \*E



## **Acronyms**

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
SOIC	Small Outline Integrated Circuit		
SRAM	Static Random Access Memory		
STSOP	Small Thin Small Outline Package		
TSOP	Thin Small Outline Package		
WE	Write Enable		

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY62128EV30 MoBL <sup>®</sup> Automotive, 1-Mbit (128 K × 8) Static RAM Document Number: 001-65528				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	3115909	01/06/2011	RAME	New data sheet for Automotive SRAM parts. Created separate data sheet for Automotive SRAM parts from Document no. 38-05579 Rev. *H
*A	3288690	06/21/2011	RAME	Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com website." and its reference in Functional Description.  Updated Electrical Characteristics (Test Conditions of I <sub>SB1</sub> and I <sub>SB2</sub> parameters).  Updated Package Diagrams.  Updated to new template.
*B	3543173	03/06/2012	TAVA	Updated Electrical Characteristics. Updated Switching Waveforms. Updated Package Diagrams.
*C	4582964	11/29/2014	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential".  Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle".  Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 10.  Updated Package Diagrams: spec 51-85081 – Changed revision from *D to *E. spec 51-85086 – Changed revision from *F to *G. spec 51-85094 – Changed revision from *F to *G. Updated to new template.
*D	4700035	03/25/2015	MEMJ	No technical updates. Completing Sunset Review.
*E	4725832	04/15/2015	PSR	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated to new template.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers

Interface

**Lighting & Power Control** 

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-65528 Rev. \*E Revised April 15, 2015

Page 19 of 19

单击下面可查看定价,库存,交付和生命周期等信息

>>CYPRESS(赛普拉斯)