

Features

- · AEC-Q100 qualified
- -0.1V to 2V, high-impedance input voltage range optimized for isolated voltage measurement
- Low offset error and drift: ±2mV (max), ±10μV/°C (max)
- Fixed gain: 1
- Low gain error and drift: ±0.3% (max), ±30ppm/°C (max)
- Low nonlinearity and drift: 0.03%, ±1ppm/°C (typical)
- 3.3V to 5V operation on both sides
- Missing high-side supply indication
- Safety-related certifications: 7071V_{PK} reinforced isolation per DIN VDE V 0884-17: 2021-10
 5.0kV_{RMS} isolation for 1 minute per UL1577
- High CMTI: 150 kV/µs (typical)

Applications

- Isolated voltage sensing in:
 - Motor drives
 - Frequency inverters
 - Uninterruptible power supplies

Description


The Pai8311EQ is a precision, isolated amplifier with an output separated from the input circuitry by a capacitive isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced galvanic isolation of up to 5 kV_{RMS} according to DIN EN IEC 60747-17 (VDE 0884-17) and UL1577.

The high-impedance input of the Pai8311EQ is optimized for connection to high-impedance resistive dividers or any other high-impedance voltage signal source. The excellent DC accuracy and low temperature drift support accurate, isolated voltage sensing and control in closed-loop systems. The integrated missing high-side supply voltage detection feature simplifies system-level design and diagnostics.

The Pai8311EQ is specified over the extended industrial temperature range of -40°C to +125°C.

PART NUMBER	PACKAGE	BODY SIZE
Pai8311EQ-W5R	WB SOIC-8	5.85mm*7.5mm

Simplified Schematic





1 Pin Configurations and Functions




Figure 1. Pin Configuration, Top View

Pin Functions and Descriptions

PIN NO.	PIN NAME	ТҮРЕ	DESCRIPTION
1	VDD1	High-side power	High-side power supply, 3.0 V to 5.5 V relative to GND1.
2	IN	Analog input	Analog input.
3	SHTDN	Digital input	Shutdown input, active high, with internal pullup resistor.
4	GND1	High-side ground	High-side analog ground.
5	GND2	Low-side ground	Low-side analog ground.
6	OUTN	Analog output	Inverting analog output.
7	OUTP	Analog output	Noninverting analog output.
8	VDD2	Low-side power	Low-side power supply, 3.0V to 5.5V relative to GND2.



2 Specifications

2.1 Absolute Maximum Ratings (1)

Parameter	Description	MIN	MAX	UNIT	
Dayyar ayaaly	VDD1 to GND1	-0.3	6.5	V	
Power supply	VDD2 to GND2	-0.3	6.5	V	
Innut valtage	IN	GND1-6	VDD1+0.5	.,	
Input voltage	SHTDN	GND1-0.5	VDD1+0.5	V	
Output voltage	OUTP, OUTN	GND2-0.5	VDD2+0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
T _J	Junction temperature	-40	150	°C	
T _{stg}	Storage temperature	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2.2 ESD Ratings

Parameter	Description	VALUE	UNIT
Flacture static discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

2.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Parameter	Description	MIN	MAX	UNIT
High side power supply	VDD1 to GND1	3.0	5.5	V
Low side power supply	VDD2 to GND2	3.0	5.5	V
Specified linear full-scale voltage	IN-GND1	-0.1	2	V
6	On OUTP or OUTN to GND2		500	
Capacitive load	OUTP to OUTN		250	pF
Resistive load	On OUTP or OUTN to GND2		1	kΩ
Input voltage	SHTDN to GND1	0	VDD1	
T _A	Ambient Temperature	-40	125	°C

2.4 Thermal Information

Parameter	Description	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43	°C/W

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



2.5 Insulation Specifications

Parameter	Description	Test condition	VALUE	UNIT
CLR	External clearance	Shortest pin-to-pin distance through air	≥8	mm
CPG	External creepage	Shortest pin-to-pin distance across the package surface	≥ 8	mm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	٧
Material group		According to IEC 60664-1	I	
Overvoltage category		Rated mains voltage ≤ 600 V _{RMS}	I-IV	
Overvoitage	category	Rated mains voltage ≤ 1000 V _{RMS}	1-111	

DIN V VDE V 0884-17 (VDE V 0884-17): 2021-10⁽²⁾

Parameter	Description	Test condition	VALUE	UNIT
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage	2121	V_{PK}
W	Maximum working isolation	AC voltage	1500	V_{RMS}
V_{IOWM}	voltage	DC voltage	2121	V_{DC}
V_{IOTM}	Maximum transient isolation $V_{TEST} = V_{IOTM}$, $t = 60s$ (qualification) $V_{TEST} = 1.2 \times V_{IOTM}$, $t = 1s$ (100% pro		7071	V_{PK}
V _{IOSM}	Maximum surge isolation voltage (3)	1.2/50 μs waveform per IEC 62368-1 $V_{TEST} = 1.6 \times V_{IOSM}$ (qualification)	6250	V _{PK}
	Method a, after Input-Output safety test subgroup 2/3	$V_{ini} = V_{IOTM}$, $t_{ini} = 60s$ $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$ partial discharge ≤ 5 pC	2545	V _{PK}
$V_{pd(m)}$	Method a, after Input-Output safety test subgroup 1	$V_{ini} = V_{IOTM}$, $t_{ini} = 60s$ $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$ partial discharge ≤ 5 pC	3394	V _{PK}
	Method b1, at routine test (100% production) and preconditioning (type test) (4)	Method b1: $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1s$ $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1s$ partial discharge $\leq 5pC$	3977	V _{PK}
C _{IO}	Barrier capacitance, input to output (5)	V _{IO} = 0.4*sin(2πft), f =1MHz	~1.2	pF
	Isolation resistance input to	$V_{IO} = 500V$ at $T_A = 25^{\circ}C$	> 10 ¹²	Ω
R_{IO}	Isolation resistance, input to output (5)	$V_{10} = 500V \text{ at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
	output · /	V _{IO} = 500V at T _S =150°C	> 109	Ω
Pollution de	egree		2	
Climatic cat	egory		40/12	5/21



UL 1577

Parameter	Description	Test condition	VALUE	UNIT
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000V_{RMS}$, t = 60 sec.(qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000V_{RMS}$, t = 1 sec (100% production)	5000	V_{RMS}

⁽¹⁾ Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.

2.6 Safety-Related Certifications

CQC	Certified according to GB 4943.1-2022	Basic insulation at 1118V _{RMS} (1580V _{PK}) Reinforced insulation at 557V _{RMS} (788V _{PK})	File: CQC23001405186
UL	Recognized under UL 1577 Component Recognition Program	Single protection, 5kV _{RMS}	File: E494497
VDE	Certified according to DIN V VDE V 0884-17:2021-10, and DIN EN 60950-1 (VDE 0805 Teil 1):2014-08	Reinforced Insulation Maximum Transient Isolation voltage, 7071V _{PK} Maximum Repetitive Peak Isolation Voltage, 2121V _{PK} ; Maximum Surge Isolation Voltage, 10kV _{PK}	File: 40056491

2.7 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

Symbol	Description	Test condition	MIN	TYP	MAX	UNIT
	Safety output supply current	R _{0JA} =85°C/W, T _J =150°C, T _A =25°C, VDD1=VDD2=5.5V			294	mA
Is		R _{0JA} =85°C/W, T _J =150°C, T _A =25°C, VDD1=VDD2=3V			445	mA
Ps	Safety supply power	R _{0JA} =85°C/W, T _J =150°C, T _A =25°C			1470	mW
Ts	Maximum Safety temperature		_		150	°C

Note: The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A . The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. T_J (max) = $T_S = T_A + R_{\theta JA} \times P_S$, where T_J (max) is the maximum allowed junction temperature. $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high side and low side.



3 Specifications

3.1 Electrical Characteristics

Minimum and maximum specifications of the Pai8311EQ apply from T_A =-40°C to +125°C, VDD1=3.0V to 5.5V, VDD2 =3.0V to 5.5V, IN=-0.1V to 2V, and SHTDN=GND1=0V, typical specifications are at T_A =25°C, VDD1=5V, and VDD2=3.3V (unless otherwise noted).

Parameter		Test condition	MIN	TYP	MAX	UNIT
ANALOG IN	PUT				l.	l.
Vos	Input offset voltage (1)	T _A = 25°C	-2	±0.4	2	mV
TCVos	Input offset drift (1)		-10	±3	10	μV/°C
R _{IN}	Input resistance				1	GΩ
I _{IB}	Input bias current	T _A = 25°C	-15		15	nA
C _{IN}	Input capacitance	f _{IN} = 275 kHz		25		pF
ANALOG O	UTPUT		•		•	
GAIN	Normal gain			1		V/V
E _G	Gain error ⁽¹⁾	T _A = 25°C	-0.3%	±0.05%	0.3%	
TCE _G	Gain error drift (1)		-30	±5	30	ppm/°C
NL	Nonlinearity (1)	T _A = 25°C	-0.03%	±0.01%	0.03%	
TC _{NL}	Nonlinearity drift	IN=0V to 2V		±1		ppm/°C
THD	Total harmonic distortion	V _{IN} = 2V, f _{IN} = 10 kHz, BW = 100 kHz		-85		dB
CND	Cignal to naise vatio	V _{IN} = 2V, f _{IN} = 1 kHz, BW = 10 kHz		85		dB
SNR	Signal to noise ratio	$V_{IN} = 2V,$ $f_{IN} = 10 \text{ kHz}, BW = 100 \text{ kHz}$		72		dB
NOISE _{OUT}	Output noise	V _{IN} = GND1, BW =100kHz		180		uV_{RMS}
	Power-supply rejection	PSRR vs VDD1, at DC		-80		dB
PSRR		PSRR vs VDD1, at AC		-85		
PSKK	ratio	PSRR vs VDD2, at DC		-85		
		PSRR vs VDD2, at AC		-80		
V_{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V_{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN})$		2.5		
V _{FAILSAFE}	Failsafe differential output voltage			-2.6	-2.5	V
BW	Output bandwidth		250	310		kHz
R _{OUT}	Output resistance	OUTP or OUTN		0.2		Ω
I _{SC}	Output short-circuit current	VDD2 or GND2		±13		mA
CMTI	Common-mode transient immunity	GND1 – GND2 = 1 kV	100	150		kV/us
DIGITAL INF	PUT					
I _{IN}	SHTDN pin, GND1 ≤ SHTDN ≤ VDD1		-70		1	uA
V _{IH}	High level of input voltage		0.77* VDD1			V



Parameter		Test condition	MIN	TYP	MAX	UNIT	
V _{IL}	Low level of input volage				0.28* VDD1	V	
POWER SUP	POWER SUPPLY						
VDD4	VDD1 undervoltage detection threshold	VDD1 Rising	2.3	2.5	2.7	V	
VDD1 _{UVLO}	VDD1 undervoltage hysteresis	Hysteresis		0.15		V	
VDD2	VDD2 undervoltage detection threshold	VDD2 Rising	2.2	2.4	2.6	V	
VDD2 _{UVLO}	VDD2 undervoltage hysteresis	Hysteresis		0.35		V	
IDD1	High-side supply current	3.0V ≤ VDD1 ≤ 5.5V		5	6.8	mA	
IDD2 Low-side supply current		3.0V ≤ VDD2 ≤ 5.5V		3.6	5	mA	

⁽¹⁾ The typical value includes one sigma statistical variation.

3.2 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

Parameter		Test Conditions	MIN	TYP	MAX	UNIT
t _r	Rise time of OUTP, OUTN			1.0		us
t _f	Fall time of OUTP, OUTN			1.0		us
	IN to OUTP, OUTN signal delay (50% – 50%)	Unfiltered output, see Fig2		1.2	1.5	us
t _{PD}	IN to OUTP, OUTN signal delay (50% – 10%)	Unfiltered output, see Fig2		0.7	1	us
	IN to OUTP, OUTN signal delay (50% – 90%)	Unfiltered output, see Fig2		1.7	2	us
t _{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 ≥ 3.0V, to OUTP, OUTN valid, 0.1% settling		350		us
t _{EN}	Device enable time	SHTDN low to high		350		us
t _{SHTDN}	Device shut down time	SHTDN high to low		3	10	us




Figure 2. Rise, Fall, and Delay Time Waveforms

⁽²⁾ This parameter is output referred.



3.3 Typical Characteristics

VDD1 = 5V, VDD2 = 3.3V, $V_{IN} = 2V$, SHTDN = 0V, $f_{IN} = 10$ kHz, and BW = 100kHz (unless otherwise noted)




Figure 3. Input Offset Voltage vs Supply Voltage




Figure 4. Input Offset Voltage vs Temperature




Figure 5. Input Bias Current vs High-Side Supply Voltage




Figure 6. Input Bias Current vs Temperature




Figure 7. Gain Error vs Supply Voltage




Figure 8. Gain Error vs Temperature




Figure 9. Nonlinearity vs Supply Voltage




Figure 10. Nonlinearity vs Temperature






Figure 11. Total Harmonic Distortion vs Supply Voltage




Figure 13. Signal-to-Noise Ratio vs Supply Voltage




Figure 15. Power-Supply Rejection Ratio vs Supply Voltage




Figure 17. Supply Current vs Supply Voltage




Figure 12. Total Harmonic Distortion vs Temperature




Figure 14. Signal-to-Noise Ratio vs Temperature




Figure 16. Power-Supply Rejection Ratio vs Temperature




Figure 18. Supply Current vs Temperature






Figure 19. Output Rise and Fall Time vs Low-Side Supply




Figure 21. V_{IN} to V_{OUT} Signal Delay vs Low-Side Supply Voltage




Figure 20. Output Rise and Fall Time vs Temperature




Figure 22. V_{IN} to V_{OUT} Signal Delay vs Temperature




4 Detailed Description

4.1 Overview

The Pai8311EQ is a single-ended input, precision, isolated amplifier with a high input impedance and wide input voltage range. The input stage drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator generates data pulse. The drivers (called TX in the Functional Block Diagram) transfer the data pulse of the modulator across the isolation barrier. The received data pulse is synchronized and processed, as shown in the Functional Block Diagram, by a low pass filter and out buffer on the low-side and presented as a differential output of the device.

Pai8311EQ adopts single channel transfer architecture and saves one clock channel, compared with current other amplifiers products, Pai8311EQ has the lowest power consumption. Pai8311EQ also uses Intelligent voltage divider technology (iDivider® technology) which is a new generation digital isolator technology invented by 2Pai SEMI to support a high level of magnetic field immunity.

4.2 Function block diagram



4.3 Feature Description

4.3.1 Analog Input

The single-ended, high-impedance input stage of the Pai8311EQ feeds a second order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into data pulse that is transferred across the isolation barrier, as described in patented iDivider® technology.

There are two restrictions on the analog input signals (V_{INP} and V_{INN}). First, if the input voltage exceeds the range GND1-6V to VDD1+0.5V, the input current must be limited to 10mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR).

4.3.2 Isolation Channel Signal Transmission

The Pai8311EQ uses the patented iDivider® technology to transmit the modulator output data pulse across the SiO₂ -based isolation barrier. The Pai8311EQ also uses special circuit techniques to maximize the CMTI performance and minimize the radiated emissions caused by the high-frequency carrier and IO buffer switching.



4.3.3 Failsafe Output

The Pai8311EQ offers a fail-safe output that simplifies diagnostics on a system level. The fail-safe output is active when the high-side supply VDD1 of the Pai8311EQ is missing.

The fail-safe outputs a negative differential output voltage value that does not occur under normal device operation which is marked as V_{FAILSAFE} and specified in the electrical characteristics table as a reference value for the fail-safe detection on a system level.

5 Application and Implementation5.1 Application Information

The high input impedance, low input bias current, low AC and DC errors, and low temperature drift make the Pai8311EQ a high-performance solution for automotive applications where voltage sensing in the presence of high common-mode voltage levels is required.

5.2 Input Filter Design

Placing an RC filter in front of the isolated amplifier improves signal-to-noise performance of the signal path. In practice, however, the impedance of the resistor divider is high and only a small-value filter capacitor can be used to not limit the signal bandwidth to an unacceptable low value. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal $\Delta\Sigma$ modulator.
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter Most voltage-sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor (as shown in Figure 23) is sufficient to filter the input signal.




Figure 23. Input Filter



5.3 Differential to Single-Ended Output Conversion

Figure 24 shows an example of an amplifier-based signal conversion and filter circuit for systems using single-ended input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals ($V_{OUTP} - V_{OUTN}$) + V_{REF} . Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, R1 = R2 = R3 = R4 = 3.3k Ω and C1 = C2 = 330pF yields good performance.




Figure 24. Connecting the Pai8311EQ Output to a Single-Ended Input ADC

5.4 Power Supply Recommendations

In a typical frequency inverter application, the high-side power supply (VDD1) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5V or $3.3V \pm 10\%$. Alternatively, a low-cost low-dropout (LDO) regulator may be used to minimize noise on the power supply. A low-ESR decoupling capacitor of $0.1\mu F$ to filter this power-supply path is recommended. Place this capacitor as close as possible to the VDD1 pin of the Pai8311EQ for best performance.

If better filtering is required, an additional 2.2 μ F capacitor may be used. The floating ground reference (GND1) is derived from the end of the sensing resistor, which is connected to the shut-down pin of the device. To decouple the low-side power supply on the controller side, use a 0.1 μ F capacitor placed as close to the VDD2 pin of the Pai8311EQ as possible, followed by an additional capacitor from 1μ F to 10μ F.

MILLIMETER

1.02 1.07

0.10

2.25 2.30 2.35

0.97

0.39

0.38

0.25

5.75 5.85 5.95

11.30 11.50 11.70

7.40

0.50

2.65 0.30

0.47

0.44

0.29

1.00

7.50 7.60 1.27BSC

2.00REF



6 Outline Dimensions




Figure 25. Outline Package

7 Land Patterns

The Figure 26 illustrates the recommended land pattern details for the Pai8311EQ in an 8-pin wide-body SOIC package.




Figure 26. WB-SOIC-8 Land Pattern

Note:

- (1) This land pattern design is based on IPC -7351
- (2) All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.



8 Top Marking



Figure 27. Top Marking

Line 1	XXXXXXXX=Product name
	YY = Work Year
Line 2	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXX, no special meaning

9 Reel Information




Figure 28. Reel Information

Note: The Pin 1 of the chip is in the quadrant Q1.



10 Ordering Guide

Model Name	Temperature Range	Withstand Voltage Rating (kV _{RMS})	Package	MSL Peak Temp ¹	Quantity per Reel
Pai8311EQ-W5R	-40~125°C	5.0	WB SOIC-8	Level-3-260C-168 HR	1000

⁽¹⁾ The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

11 Important Notice and Disclaimer

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only.2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information.2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 401/402, 4th Floor, Building B, No. 112 Liangxiu Road, Pudong New Area, Shanghai, China 021-50850681 2Pai Semiconductor Co., Limited. All rights reserved. http://www.rpsemi.com/



12 Revision History

Ver	Date	Page	Change Record
0.1	2023-09-08	All	Initial version.
0.2	2024-04-02	All	Update based on silicon results.

单击下面可查看定价,库存,交付和生命周期等信息

>>2pai semi(荣湃半导体)