

#### **Features**

Offset Voltage: 100 µV (max)
 Low Noise: 13nV/√Hz(f= 1kHz)
 Supply Current: 190µA/ch

■ Low THD+N: 0.0005%

■ Supply Range: 2.2V to 5.5V

■ Low Input Bias Current: 0.3pA Typical

■ Slew Rate: 0.9 V/µs

EMIRR IN+: 85 dB( under 2.4GHz)Gain-bandwidth Product: 1.6MHz

■ Rail-to-Rail I/O

■ High Output Current: 70mA (1.0V Drop)

■ -40°C to 125°C Operation Range

#### **Applications**

- Photodiode detection
- High Impedance Sensor Amplifier
- Microvolt Accuracy Threshold Detection
- Instrumentation Amplifiers
- Communications
- Security
- Battery Powered Applications

#### **Description**

The TP2331/TP2332/TP2334 are single/dual/quad, low offset, low noise operational amplifiers with low power consumption and rail-to-rail input/output swing.


Input offset voltage is trimmed to less than  $100\mu V$  and the CMOS inputs draw less than 0.3pA of bias current. The low offset drift, excellent CMRR, and high voltage gain make it a good choice for precision signal conditioning.

Each amplifier draws only 190µA current on a 3V supply. The micro power, rail-to-rail operation of the TP233x series is well suited for portable instruments and single supply applications.


The TP2331 is single channel version available in 8-pin SOP and 5-pin SOT23 packages. The TP2332 is dual channel version available in 8-pin SOP and MSOP packages. The TP2334 is quad channel version available in 14-pin SOP and TSSOP packages.

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.

## Pin Configuration (Top View)



#### Offset Voltage Production Distribution



#### **Order Information**

| Model Name | Order Number     | Package      | Transport Media, Quantity | Marking<br>Information |
|------------|------------------|--------------|---------------------------|------------------------|
| TP2331     | TP2331-TR        | 5-Pin SOT23  | Tape and Reel, 3,000      | 331                    |
| TP2332     | TP2332-SR        | 8-Pin SOP    | Tape and Reel, 4,000      | TP2332                 |
|            | TP2332-VR        | 8-Pin MSOP   | Tape and Reel, 3,000      | TP2332                 |
| TP2334     | TP2334-SR Note 1 | 14-Pin SOP   | Tape and Reel, 2,500      | TP2334                 |
| 11 2334    | TP2334-TR Note 1 | 14-Pin TSSOP | Tape and Reel, 3,000      | TP2334                 |

Note 1: Future product, contact 3PEAK factory for more information and sample.

#### **Absolute Maximum Ratings Note 1**

| Supply Voltage: V <sup>+</sup> – V <sup>- Note 2</sup> 7.0V | Current at Supply Pins ±60mA               |
|---|--|
| Input Voltage $V^ 0.3$ to $V^+ + 0.3$                       | Operating Temperature Range40°C to 125°C   |
| Input Current: +IN, -IN Note 3 ±20mA                        | Maximum Junction Temperature 150°C         |
| Output Current: OUT±160mA                                   | Storage Temperature Range –65°C to 150°C   |
| Output Short-Circuit Duration Note 4 Indefinite             | Lead Temperature (Soldering, 10 sec) 260°C |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

## **ESD, Electrostatic Discharge Protection**

| Symbol | Parameter                | Condition              | Minimum Level | Unit |
|--------|--------------------------|------------------------|---------------|------|
| HBM    | Human Body Model ESD     | ANSI/ESDA/JEDEC JS-001 | 4             | kV   |
| CDM    | Charged Device Model ESD | ANSI/ESDA/JEDEC JS-002 | 1             | kV   |

#### **Thermal Resistance**

| Package Type | θ <sub>JA</sub> | θ <sub>JC</sub> | Unit |
|--------------|-----------------|-----------------|------|
| 5-Pin SOT23  | 250             | 81              | °C/W |
| 8-Pin SOP    | 158             | 43              | °C/W |
| 8-Pin MSOP   | 210             | 45              | °C/W |
| 14-Pin SOP   | 120             | 36              | °C/W |
| 14-Pin TSSOP | 180             | 35              | °C/W |

Note 2: The op amp supplies must be established simultaneously, with, or before, the application of any input signals.

Note 3: The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

**Note 4**: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

## **Electrical Characteristics**

The specifications are at  $T_A$  = 27°C. VS = +2.7 V to +5.5 V, or ±1.35 V to ±2.75 V,  $R_L$  = 2k $\Omega$ ,  $C_L$  =100pF.Unless otherwise noted.


| SYMBOL            | PARAMETER                                   | CONDITIONS   | MIN  | TYP          | MAX    | UNITS            |
|-------------------|---|--|------|--------------|--------|------------------|
| Vos               | Input Offset Voltage                        | $V_{CM} = V_{DD}/2$ , $V_{DD} = 5V$                                      | -100 | ±2           | +100   | μV               |
| Vos TC            | Input Offset Voltage Drift                  | -40°C to 125°C   |      | 1            |        | μV/°C            |
|                   |   | T <sub>A</sub> = 27 °C   |      | 0.3          |        | pA               |
| lΒ                | Input Bias Current                          | T <sub>A</sub> = 85 °C   |      | 150          |        | pA               |
|                   |   | T <sub>A</sub> = 125 °C  |      | 300          |        | pA               |
| los               | Input Offset Current                        |  |      | 0.001        |        | pA               |
| Vn                | Input Voltage Noise                         | f = 0.1Hz to 10Hz  |      | 4.1          |        | μV <sub>PP</sub> |
| <b>e</b> n        | Input Voltage Noise Density                 | f = 1kHz   |      | 13           |        | nV/√Hz           |
| İn                | Input Current Noise                         | f = 1kHz   |      | 2            |        | fA/√Hz           |
| $C_IN$            | Input Capacitance                           | Differential<br>Common Mode  |      | 7.76<br>6.87 |        | pF               |
| CMRR              | Common Mode Rejection Ratio                 | V <sub>CM</sub> = 2V to 3V   | 85   | 110          |        | dB               |
| V <sub>CM</sub>   | Common-mode Input Voltage Range             |  | V0.1 |              | V++0.1 | V                |
| PSRR              | Power Supply Rejection Ratio                | $V_{CM} = 2.5V$ , $V_{S} = 4.8V$ to 5V                                   | 75   | 100          |        | dB               |
| Avol              | Open-Loop Large Signal Gain                 | $R_{LOAD} = 2k\Omega$  | 100  | 130          |        | dB               |
| Vol, Voh          | Output Swing from Supply Rail               | $R_{LOAD} = 2k\Omega$  |      | 15           | 45     | mV               |
| Rout              | Closed-Loop Output Impedance                | G = 1, f =1kHz, I <sub>OUT</sub> = 0                                     |      | 0.002        |        | Ω                |
| Ro                | Open-Loop Output Impedance                  | f = 1kHz, I <sub>OUT</sub> = 0   |      | 125          |        | Ω                |
| Isc               | Output Short-Circuit Current                | Sink or source current   | 95   | 130          |        | mA               |
| $V_{DD}$          | Supply Voltage                              |  | 2.2  |              | 5.5    | V                |
| ΙQ                | Quiescent Current per Amplifier             |  |      | 190          | 280    | μΑ               |
| PM                | Phase Margin                                | $R_{LOAD} = 1k\Omega$ , $C_{LOAD} = 60pF$                                |      | 80           |        | 0                |
| GM                | Gain Margin                                 | $R_{LOAD} = 1k\Omega$ , $C_{LOAD} = 60pF$                                |      | 15           |        | dB               |
| GBWP              | Gain-Bandwidth Product                      | f = 1kHz   |      | 1.6          |        | MHz              |
| SR                | Slew Rate                                   | AV = 1, VOUT = 1.5V to 3.5V, $C_{LOAD}$ = 60pF, $R_{LOAD}$ = 1k $\Omega$ | 0.36 | 0.84         |        | V/µs             |
| FPBW              | Full Power Bandwidth Note 1                 |  |      | 58.6         |        | kHz              |
| <b>t</b> s        | Settling Time, 0.1%<br>Settling Time, 0.01% | A <sub>V</sub> = -1, 1V Step   |      | 4.4<br>4.4   |        | μs               |
| THD+N             | Total Harmonic Distortion and Noise         | $f = 1kHz$ , $AV = 1$ , $RL = 2k\Omega$ , $VOUT = 1Vp-p$                 |      | 0.0003       |        | %                |
| $X_{\text{talk}}$ | Channel Separation                          | $f = 1kHz$ , $R_L = 2k\Omega$  |      | 110          |        | dB               |

Note 1: Full power bandwidth is calculated from the slew rate FPBW =  $SR/\pi \cdot V_{P-P}$ 


# 1.6MHz Bandwidth, Low Noise Precision Op-amps Typical Performance Characteristics

 $V_S = \pm 2.75V$ ,  $V_{CM} = 0V$ ,  $R_L = Open$ , unless otherwise specified.


#### Offset Voltage Production Distribution




#### Unity Gain Bandwidth vs. Temperature




#### **Open-Loop Gain and Phase**




#### Input Voltage Noise Spectral Density



## Input Bias Current vs. Temperature




#### Input Bias Current vs. Input Common Mode Voltage




## **Typical Performance Characteristics**

 $V_S = \pm 2.75V$ ,  $V_{CM} = 0V$ ,  $R_L = Open$ , unless otherwise specified. (Continued)


#### **Common Mode Rejection Ratio**




#### **CMRR vs. Frequency**




#### **Quiescent Current vs. Temperature**




#### Short Circuit Current vs. Temperature



#### **Power-Supply Rejection Ratio**




#### **Quiescent Current vs. Supply Voltage**




# 1.6MHz Bandwidth, Low Noise Precision Op-amps Typical Performance Characteristics

 $V_S = \pm 2.75V$ ,  $V_{CM} = 0V$ ,  $R_L = Open$ , unless otherwise specified. (Continued)


#### Power-Supply Rejection Ratio vs. Temperature




EMIRR IN+ vs. Frequency




**Negative Over-Voltage Recovery** 



CMRR vs. Temperature




Large-Scale Step Response



Time (10ms/div)


#### **Positive Over-Voltage Recovery**




## **Typical Performance Characteristics**

 $V_S = \pm 2.75V$ ,  $V_{CM} = 0V$ ,  $R_L = Open$ , unless otherwise specified. (Continued)


#### 0.1 Hz TO 10 Hz Input Voltage Noise




Offset Voltage vs Common-Mode Voltage



#### **Positive Output Swing vs. Load Current**



#### **Negative Output Swing vs. Load Current**



#### **Pin Functions**

-IN: Inverting Input of the Amplifier.

+IN: Non-Inverting Input of Amplifier.

**OUT:** Amplifier Output. The voltage range extends to within mV of each supply rail.

V+ or +V<sub>s</sub>: Positive Power Supply. Typically the voltage is from 2.2V to 5.5V. Split supplies are possible as long as the voltage between V+ and V- is between 2.2V and 5.5V. A bypass capacitor of 0.1µF as close to the part as

possible should be used between power supply pins or between supply pins and ground.

**V- or -V<sub>s</sub>:** Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between  $V_+$  and  $V_-$  is from 2.2V to 5.5V. If it is not connected to ground, bypass it with a capacitor of  $0.1\mu F$  as close to the part as possible.

## **Operation**

The TP2331/TP2332/TP2334 can operate from a single +2.2V to +5.5V power supply, or from ±1.1V to ±2.75V power supplies. The power supply pin(s) must be bypassed to ground with a 0.1µF capacitor as close to the pin as possible. This series are high-precision op amps with a CMOS input stage and an excellent set of DC and AC features. The combination of tight maximum voltage offset, low offset tempco and very low input current make them ideal for use in high-precision DC circuits. They feature low-voltage operation, low-power consumption, high-current drive with rail-to-rail output swing and high-gain bandwidth product.

#### **Applications Information**

#### **High Accuracy**

The TP2331/TP2332/TP2334 maximum input offset voltage is  $50\mu V$  ( $2\mu V$ , typ) at +25°C. The maximum temperature coefficient of the offset voltage are guaranteed to be  $2\mu V/^{\circ}C$ . The parts have an input bias current of 0.3pA. Noise characteristics are  $13nV/\sqrt{Hz}$ , and a low frequency noise (0.1Hz to 10Hz) of 4.1 $\mu Vp$ -p. The CMRR is 140dB, and the PSRR is 120dB. The combination is what is necessary for the design of circuits to process signals while keeping high signal-to-noise ratios, as in stages preceding high-resolution converters, or when they are produced by sensors or transducers generating very small outputs.

#### **Rail-to-Rail Inputs and Outputs**

The TP233x op amps are designed to be immune to phase reversal when the input pins exceed the supply voltages, therefore providing further in-system stability and predictability. Figure 1 shows the input voltage exceeding the supply voltage without any phase reversal.






Figure 1. No Phase Reversal

Rev. A.2 www.3peakic.com.cn

#### **Input ESD Diode Protection**

The TP2331 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings table. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required. Figure 2 shows how a series input resistor (RS) may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications.





INPUT ESD DIODE CURRENT LIMITING- UNITY GAIN

Figure 2. Input ESD Diode

#### **EMI Susceptibility and Input Filtering**

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the device, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The TP2331 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 400 MHz (–3 dB), with a roll-off of 20 dB per decade.




Figure 3. TP2331 EMIRR IN+ vs Frequency

www.3peakic.com.cn Rev. A.2

#### **Typical Application**




Figure 4. 2.7V High Side Current Sense




Figure 5. Photodiode Amplifier

## **PCB Surface Leakage**

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5pA of current to flow, which is greater than the TP2331/2332/2334 OPA's input bias current at +27°C (±0.3pA, typical). It is recommended to use multi-layer PCB layout and route the OPA's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 6 for Inverting Gain application.

- 1. For Non-Inverting Gain and Unity-Gain Buffer:
  - a) Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b) Connect the guard ring to the inverting input pin (V<sub>IN</sub>–). This biases the guard ring to the Common Mode input voltage.
- 2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):
  - a) Connect the guard ring to the non-inverting input pin  $(V_{IN}+)$ . This biases the guard ring to the same reference voltage as the op-amp (e.g.,  $V_{DD}/2$  or ground).
  - b) Connect the inverting pin (V<sub>IN</sub>–) to the input with a wire that does not touch the PCB surface.




Figure 6 The Layout of Guard Ring

#### **Power Supply Layout and Bypass**

The TP2331/2332/2332 OPA's power supply pin ( $V_{DD}$  for single-supply) should have a local bypass capacitor (i.e.,  $0.01\mu F$  to  $0.1\mu F$ ) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e.,  $1\mu F$  or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Ground layout improves performance by decreasing the amount of stray capacitance and noise at the OPA's inputs and outputs. To decrease stray capacitance, minimize PC board lengths and resistor leads, and place external components as close to the op amps' pins as possible.

#### **Proper Board Layout**

To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. To avoid leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board.


Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical.

The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a constant temperature across the circuit board.

#### **Package Outline Dimensions**

SOT23-5



2.000

0.600

8°

0.037(BSC)

0.079

0.024

8°

0.071

0.012

0°

0.950(BSC)

1.800

0.300

0°


е

<u>e1</u> L

θ


## **Package Outline Dimensions**

SOP-8




## **Package Outline Dimensions**

MSOP-8




## **Package Outline Dimensions**

TSSOP-14



## **Package Outline Dimensions**

SOP-14



# **Revision History**

| Date      | Revision | Notes                     |
|-----------|----------|---------------------------|
| 2022/4/29 | A.2      | Update order information. |

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>3PEAK(思瑞浦)