

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**
**Features**

- Input Voltage Range: 2.2 V to 6.5 V
- Output Voltage Options:
  - Adjustable Output: 0.8 V to 6 V
- $\pm 3\%$  Accuracy over Line Regulation, Load Regulation, and Operating Temperature Range
- 1-A Maximum Output Current
- Low Dropout Voltage: 500 mV Maximum at 1 A
- High PSRR:
  - 80 dB at 1 kHz
  - 50 dB at 1 MHz
- 4.5- $\mu\text{V}_{\text{RMS}}$  Output Voltage Noise (100 Hz to 100 kHz)
- Excellent Transient Response
- Stable with a 4.7- $\mu\text{F}$  or Larger Ceramic Output Capacitor
- Over-Current Protection and Over-Temperature Protection
- Package: DFN3X3-8

**Description**


The TPL910A series products are 1-A high-current, 4.5- $\mu\text{V}_{\text{RMS}}$  low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910A series supports adjustable output voltage ranging from 0.8 V to 6 V with an external resistor divider.

Ultra-low noise, high PSRR, and high output current capability make the TPL910A series the ideal power supply for noise-sensitive applications, such as high-speed communication facilities, and high-definition imaging equipment. Accurate output voltage tolerance, excellent transient response, and adjustable soft-start control ensure the TPL910A series products optimal power supply for large-scale processors or digital loads, such as ASIC, FPGA, CPLD, and DSP.

The TPL910A series products provide a small DFN3X3-8 package with guaranteed operating temperature ranging from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

**Applications**

- Communication: CPU, ASIC, FPGA, CPLD, DSP
- High-Performance Analog: ADC, DAC, LVDS, VCO
- Noise-Sensitive Imaging: CMOS Sensors, Video ASICs

**Typical Application Circuit**


## Table of Contents

<b>Features</b> .....	<b>1</b>
<b>Applications</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Typical Application Circuit</b> .....	<b>1</b>
<b>Product Family Table</b> .....	<b>3</b>
<b>Revision History</b> .....	<b>3</b>
<b>Pin Configuration and Functions</b> .....	<b>4</b>
<b>Specifications</b> .....	<b>5</b>
Absolute Maximum Ratings <sup>(1)</sup> .....	5
ESD, Electrostatic Discharge Protection.....	5
Recommended Operating Conditions.....	5
Thermal Information.....	6
Electrical Characteristics.....	7
Typical Performance Characteristics.....	9
<b>Detailed Description</b> .....	<b>11</b>
Overview.....	11
Functional Block Diagram.....	11
Feature Description.....	11
<b>Application and Implementation</b> .....	<b>15</b>
Application Information .....	15
Typical Application.....	15
<b>Layout</b> .....	<b>17</b>
Layout Guideline.....	17
<b>Tape and Reel Information</b> .....	<b>18</b>
<b>Package Outline Dimensions</b> .....	<b>19</b>
DFN3X3-8 .....	19
<b>Order Information</b> .....	<b>21</b>

---

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator****Product Family Table**


Order Number	Output Voltage (V)	Package
TPL910GADJA-DF6R-S	Adjustable	DFN3X3-8

**Revision History**

Date	Revision	Notes
2020-12-31	Rev.Pre.0	Preliminary Version
2021-08-31	Rev.A.0	Initial Release
2022-02-22	Rev.A.1	1. Added tolerance of VFB voltage 2. Updated typical value of load regulation
2022-10-14	Rev.A.2	1. Updated the format of Package Outline Dimensions 2. Removed Fixed Output Options from Features, Description and Overview

**Pin Configuration and Functions**

TPL910A-S  
DFN3X3-8 Package  
Top View



**Table 1. Pin Functions: TPL910A-S**

Pin		I/O	Description
No.	Name		
5	EN	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to IN directly. The EN pin must not be left floating.
3	FB	I	Output voltage feedback pin. Connect to an external resistor divider to adjust the output voltage. A 10-nF feed-forward capacitor from FB to OUT (as close as possible to FB pin) is recommended to maximize regulator ac performance.
4	GND	–	Ground reference pin. Connect GND pin to PCB ground plane directly.
7, 8	IN	I	Input voltage pin. Suggest connecting a 10- $\mu$ F or larger ceramic capacitor from IN to ground (as close as possible to IN pin) to reduce the jitter from the previous-stage power supply.
6	NR/SS	I	Noise-reduction and soft-start pin. A 10-nF or larger capacitor from NR/SS to GND (as close as possible to NR/SS pin) is recommended to maximize ac performance.
1, 2	OUT	O	Regulated output voltage pin. A 4.7- $\mu$ F or larger ceramic capacitor from OUT to ground (as close as possible to OUT pin) is required to ensure regulator stability.
–	Exposed Pad	–	Exposed PAD must be connected to a large-area ground plane to maximize the thermal performance.

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**
**Specifications**
**Absolute Maximum Ratings <sup>(1)</sup>**

Parameter		Min	Max	Unit
IN, EN		-0.3	7	V
OUT		-0.3	$V_{IN} + 0.3$	V
FB, NR		-0.3	3.6	V
T <sub>J</sub>	Junction Temperature Range	-40	150	°C
T <sub>STG</sub>	Storage Temperature Range	-65	150	°C
T <sub>L</sub>	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) All voltage values are with respect to GND.

**ESD, Electrostatic Discharge Protection**

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

**Recommended Operating Conditions**

Parameter		Min	Typ	Max	Unit
IN	Input Voltage	2.2		6.5	V
EN	Enable Voltage	0		6.5	V
OUT	Output Voltage	0.8		6	V
OUT	Output Current	0		1	A
C <sub>OUT</sub>	Output Capacitor	4.7			μF
C <sub>FF</sub>	Feed-forward Capacitor		10		nF
C <sub>NR</sub>	NR Capacitor		10		nF
T <sub>J</sub>	Junction Temperature Range	-40		125	°C

---

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator****Thermal Information**

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
DFN3×3-8	69.3	8.16	°C/W

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**
**Electrical Characteristics**

All test conditions:  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (typical value at  $T_J = +25^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$  or  $2.2\text{ V}$ , whichever is greater;  $V_{EN} = 2.2\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 4.7\text{ }\mu\text{F}$ ,  $C_{OUT} = 4.7\text{ }\mu\text{F}$ ,  $C_{NR} = 10\text{ nF}$ ,  $C_{FF} = \text{open}$ , unless otherwise noted.

Parameter		Conditions	Min	Typ	Max	Unit
<b>Supply Input Voltage and Current</b>						
$V_{IN}$	Supply Voltage Range <sup>(1)</sup>		2.2		6.5	V
$UVLO$	Input Supply UVLO	$V_{IN}$ rising, $R_L = 1\text{ k}\Omega$			2.1	V
	Hysteresis			70		mV
$I_{GND}$	GND Pin Current	$V_{IN} = 6.5\text{ V}$ , $I_{OUT} = 1\text{ mA}$		130	190	$\mu\text{A}$
		$V_{IN} = 6.5\text{ V}$ , $I_{OUT} = 1\text{ A}$		5.4	8	mA
$I_{SD}$	Shutdown Current	$V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0\text{ V}$		2.2	10	$\mu\text{A}$
<b>Device Enable</b>						
$V_{IH(EN)}$	EN High-level Input Voltage	Device enable	1.2		6.5	V
$V_{IL(EN)}$	EN Low-level Input Voltage	Device disable	0		0.4	V
$I_{EN}$	EN Leakage Current	$V_{IN} = 6.5\text{ V}$ , $V_{EN} = 0\text{ V}$ to $6.5\text{ V}$		0.1	1	$\mu\text{A}$
<b>Regulated Output Voltage and Current</b>						
$V_{FB}$	Feedback Voltage <sup>(2)</sup>		$0.8 \times 98\%$	0.8	$0.8 \times 102\%$	V
$I_{FB}$	FB Pin Leakage Current <sup>(2)</sup>	$V_{IN} = 6.5\text{ V}$ , stress $V_{FB} = 0.8\text{ V}$		0.1	1	$\mu\text{A}$
$V_{NR/SS}$	NR/SS Pin Voltage			0.8		V
$I_{NR/SS}$	NR/SS Pin Charging Current	$V_{IN} = 6.5\text{ V}$ , $V_{NR} = \text{GND}$		6.2	9	$\mu\text{A}$
$V_{OUT}$	Output Accuracy <sup>(3)</sup>	$V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or $2.2\text{ V}$ to $6.5\text{ V}$ , $V_{OUT} = 0.8\text{ V}$ to $6\text{ V}$ , $I_{OUT} = 100\text{ mA}$ to $500\text{ mA}$	-2%		2%	
		$V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or $2.2\text{ V}$ to $6.5\text{ V}$ , $V_{OUT} = 0.8\text{ V}$ to $6\text{ V}$ , $I_{OUT} = 100\text{ mA}$ to $1\text{ A}$	-3%		3%	
$\Delta V_{OUT}$	Line Regulation	$V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or $2.2\text{ V}$ to $6.5\text{ V}$ , $I_{OUT} = 100\text{ mA}$		0.03		mV/V
	Load Regulation	$I_{OUT} = 100\text{ mA}$ to $1\text{ A}$		0.07		mV/A

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**

Parameter	Conditions	Min	Typ	Max	Unit	
<b>Regulated Output Voltage and Current</b>						
V <sub>DO</sub>	Dropout Voltage <sup>(4)</sup>	V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 0.5 V or 2.2 V to 6.5 V, I <sub>OUT</sub> = 500 mA, V <sub>FB</sub> = GND or V <sub>SNS</sub> = GND			250	mV
		V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 0.5 V or 2.2 V to 6.5 V, I <sub>OUT</sub> = 750 mA, V <sub>FB</sub> = GND or V <sub>SNS</sub> = GND			350	mV
		V <sub>IN</sub> = V <sub>OUT(NOM)</sub> + 0.5 V or 2.2 V to 6.5 V, I <sub>OUT</sub> = 1 A, V <sub>FB</sub> = GND or V <sub>SNS</sub> = GND			500	mV
I <sub>LIM</sub>	Output Current Limit	V <sub>OUT</sub> is forced at 0.9 × V <sub>OUT(NOM)</sub> , V <sub>IN</sub> ≥ 3.3 V		1.1	1.6	A
I <sub>SC</sub>	Short Circuit to Ground Current Limit	V <sub>OUT</sub> is forced to ground, T <sub>A</sub> = 25°C			0.6	A
t <sub>STR</sub>	Start-up Time	V <sub>OUT(NOM)</sub> = 3.3 V, V <sub>OUT</sub> = 0% to 90% × V <sub>OUT(NOM)</sub> , R <sub>L</sub> = 3.3 kΩ, C <sub>OUT</sub> = 10 μF, C <sub>NR</sub> = 470 nF			80	ms
<b>PSRR and Noise</b>						
PSRR	Power Supply Ripple Rejection	V <sub>IN</sub> = 4.3 V, V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 1 A, C <sub>OUT</sub> = 4.7 μF, C <sub>NR</sub> = 470 nF, C <sub>FF</sub> = 470 nF	f = 1 kHz		80	dB
			f = 10 kHz		65	dB
			f = 100 kHz		54	dB
			f = 1 MHz		45	dB
V <sub>N</sub>	Output Noise Voltage	BW = 100 Hz to 100 kHz, V <sub>IN</sub> = 3.8 V, V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 1 A, C <sub>OUT</sub> = 4.7 μF, C <sub>NR</sub> = 470 nF, C <sub>FF</sub> = 470 nF			4.5	μV <sub>RMS</sub>
<b>Temperature Range</b>						
T <sub>SD</sub>	Thermal Shutdown Threshold	Temperature increasing			165	°C
	Hysteresis				20	°C

(1) Minimum V<sub>IN</sub> = V<sub>OUT(NOM)</sub> + V<sub>DO</sub> or 2.2 V, whichever is greater.

(2) For adjustable output voltage version only.

(3) Resistor tolerance is not included. Output accuracy is not tested at this condition: V<sub>OUT</sub> = 0.8 V, 4.5 V ≤ V<sub>IN</sub> ≤ 5.5 V, and 750 mA ≤ I<sub>OUT</sub> ≤ 1 A, because the power dissipation is out of package limitation.


(4) Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current and measure for V<sub>OUT(NOM)</sub> ≥ 2.2 V. In dropout mode, the output voltage will be equal to V<sub>IN</sub> – V<sub>DO</sub>.



1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator


Typical Performance Characteristics

All test conditions:  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (typical value at  $T_J = +25^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$  or  $2.2\text{ V}$ , whichever is greater;  $V_{EN} = 2.2\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 4.7\text{ }\mu\text{F}$ ,  $C_{OUT} = 4.7\text{ }\mu\text{F}$ ,  $C_{NR} = 10\text{ nF}$ ,  $C_{FF} = \text{open}$ , unless otherwise noted.




$V_{OUT} = 0.8\text{ V}$

Figure 1. Load Regulation




$V_{OUT} = 0.8\text{ V}$

Figure 2. Load Regulation at Light Load




$V_{OUT} = 0.8\text{ V}$ ,  $I_{OUT} = 5\text{ mA}$

Figure 3. Line Regulation




$V_{IN} = 2.2\text{ V}$

Figure 4. Dropout Voltage vs. Load Current



$I_{OUT} = 1\text{ A}$


Figure 5. Dropout Voltage vs. Supply Voltage



$V_{IN} = 2.2\text{ V}$


Figure 6. Enable Threshold vs. Temperature

1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator




$T_A = 25^\circ\text{C}$

Figure 7. Enable Threshold vs. Supply Voltage




$V_{IN} = 4.3\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $C_{OUT} = 10\ \mu\text{F}$ ,  $C_{NR/SS} = 470\text{ nF}$ ,  
 $C_{FF} = 470\text{ nF}$

Figure 8. PSRR



$V_{IN} = 3.8\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $C_{OUT} = 4.7\ \mu\text{F}$ ,  $C_{NR/SS} = 470\text{ nF}$ ,  
 $C_{FF} = 470\text{ nF}$

Figure 9. PSRR



$V_{IN} = 3.8\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $C_{OUT} = 4.7\ \mu\text{F}$ ,  $C_{NR/SS} = 470\text{ nF}$ ,  
 $C_{FF} = 470\text{ nF}$

Figure 10. Noise



$V_{IN} = 2.2\text{ V to } 6.5\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$

Figure 11. Line Transient



$I_{OUT} = 1\text{ mA to } 1\text{ A}$ ,  $V_{OUT} = 0.8\text{ V}$

Figure 12. Load Transient

## Detailed Description

### Overview

The TPL910A series products are 1-A high-current,  $4.5\text{-}\mu\text{V}_{\text{RMS}}$  low-noise, high-PSRR, and high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910A series supports adjustable output voltage ranging from 0.8 V to 6 V with an external resistor divider.

Ultra-low noise, high PSRR, and high output current capability make the TPL910A series the ideal power supply for noise-sensitive applications, such as high-speed communication facilities, and high-definition imaging equipment. Accurate output voltage tolerance, excellent transient response, and adjustable soft-start control ensure the TPL910A series products optimal power supply for large-scale processors or digital loads, such as ASIC, FPGA, CPLD, and DSP.

### Functional Block Diagram




Figure 13. Functional Block Diagram

### Feature Description

#### Enable (EN)

The TPL910A series provide a device enable pin (EN) to enable or disable the device. Connect this pin to the GPIO of an external digital logic control circuit to control the device. When the  $V_{\text{EN}}$  voltage falls below  $V_{\text{IL(EN)}}$ , the LDO device turns off, and when the  $V_{\text{EN}}$  ramps above  $V_{\text{IH(EN)}}$ , the LDO device turns on.

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**
**Under-Voltage Lockout (IN and UVLO)**

The TPL910A series use an under-voltage lockout circuit to keep the output shut off until the internal circuitry operates properly. Refer to the [Electrical Characteristics](#) table for UVLO threshold and hysteresis.

**Adjustable Output Voltage (OUT and FB)**

The TPL910A series are also available in adjustable voltage versions of 0.8 V to 5 V. Using external resistors divider, the output voltage of the TPL910A series is determined by the value of the resistor R1 and R2 in [Figure 15. Typical Application Circuit](#) on page 15. Use [Equation 1](#) to calculate the output voltage.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) \quad (1)$$

Where the feedback voltage  $V_{FB}$  is 0.8 V.

[Table 2](#) provides a list of recommended resistor combinations to achieve the common output voltage values.

**Table 2. External Resistor Combinations**

Target Output Voltage (V)	External Resistors Divider		Calculated Output Voltage (V)
	R1 (kΩ)	R2 (kΩ)	
0.80	0	Open	0.800
0.81	2	160	0.810
0.82	4.02	160	0.820
0.83	6.04	160	0.830
0.84	8.06	160	0.840
0.85	10	160	0.850
0.86	12	160	0.860
0.87	12.4	143	0.869
0.88	12.4	124	0.880
0.89	12	107	0.890
0.90	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.792
1.90	12.1	8.87	1.891
2.50	12.4	5.9	2.481

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**

Target Output Voltage (V)	External Resistors Divider		Calculated Output Voltage (V)
	R1 (kΩ)	R2 (kΩ)	
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.50	11.8	2.55	4.502
5.00	12.4	2.37	4.986

**Programmable Soft Start**

The TPL910A series integrates a programmable soft-start function to control the output voltage ramp-up slew rate and start-up time. By selecting the external capacitor at the NR/SS pin, the output start-up time can be calculated with [Equation 2](#).

$$t_{\text{Start-up}} = 1.25 \times \left( \frac{V_{\text{NR/SS}} \times C_{\text{NR/SS}}}{I_{\text{NR/SS}}} \right) \quad (2)$$

Where, the typical value of  $V_{\text{NR/SS}}$  is 0.8 V, the typical value of  $I_{\text{NR/SS}}$  is 6.2  $\mu\text{A}$ , and  $C_{\text{NR/SS}}$  is the external capacitor at the NR/SS pin.

**Over-Current Protection**

The TPL910A series integrates an internal current limit that helps to protect the regulator during fault conditions.

- When the output voltage is pulled down below the regulated voltage, over-current protection starts to work and limits the output current to  $I_{\text{LIM}}$ .
- When the output voltage is pulled down below the short-to-ground threshold (about 140 mV), or shorted to the ground directly, short-to-ground protection starts to work and limits the output current to  $I_{\text{sc}}$ .
- During startup, the output current is limited to  $I_{\text{sc}}$  before the output voltage ramps higher than the short-to-ground threshold.

Under the over-current conditions, the internal junction temperature ramps up quickly. When the junction temperature is high enough, it will cause the over-temperature protection.

**Over-Temperature Protection**

The over-temperature protection starts to work when the junction temperature exceeds the thermal shutdown (TSD) threshold, which turns off the regulator immediately. Until when the device cools down and the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.

The junction temperature range should be limited according to the [Recommended Operating Conditions](#) table, continuously operating above the junction temperature range will reduce the device lifetime.

### 1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator




Figure 14. Over-Temperature Protection

## Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## Application Information

The TPL910A series products are 1-A high-current, 4.5- $\mu\text{V}_{\text{RMS}}$  low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage. The following application schematic shows a typical usage of the TPL910A series.

## Typical Application

Figure 15. Typical Application Circuit on page 15 shows the typical application schematic.




Figure 15. Typical Application Circuit

## Input Capacitor and Output Capacitor

The TPL910A series is designed to be stable with low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). It is recommended to use ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials to get good capacitive stability across temperature.

3PEAK recommends adding a 10  $\mu\text{F}$  or greater capacitor with a 0.1  $\mu\text{F}$  bypass capacitor in parallel at IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL910A series requires a minimum 4.7  $\mu\text{F}$  low ESR output capacitor. 3PEAK recommends selecting an X7R-type 10- $\mu\text{F}$  ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

---

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator****Power Dissipation**

During normal operation, the LDO junction temperature should meet the requirement in the [Recommended Operating Conditions](#) table. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using [Equation 3](#)

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \quad (3)$$

The junction temperature can be estimated using [Equation 4](#).  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

$$T_J = T_A + P_D \times \theta_{JA} \quad (4)$$



---


**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator**

## Layout

### Layout Guideline

- Both input capacitors and output capacitors must be placed as close to the device pins as possible, and vias between capacitors and device power pins must be avoided.
- It is recommended to bypass the input pin to ground with a 0.1- $\mu$ F bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin, and the GND pin of the system must be as small as possible.
- It is recommended to use wide trace lengths or thick copper weight to minimize  $I \times R$  drop and heat dissipation.


Tape and Reel Information



Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL910GADJA-DF6R-S	DFN3X3-8	330.0	17.6	3.3	3.3	1.1	8.0	12.0	Q2

Package Outline Dimensions

DFN3X3-8



This page intentionally left blank

---

**1-A Output, High-PSRR, Low-Noise Low-Dropout Linear Regulator****Order Information**

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL910GADJA-DF6R-S	-40°C to +125°C	DFN3X3-8	L910A	MSL3	Tape and Reel, 4,000	Green

(1) For future products, contact the 3PEAK factory for more information and sample. 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

**Green:** 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

---

**3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.**

---

This page intentionally left blank

单击下面可查看定价，库存，交付和生命周期等信息

[>>3PEAK\(思瑞浦\)](#)