

Features

Input Voltage Range: 2.2 V to 6.5 V

• Output Voltage Options:

Adjustable Output: 0.8 V to 6 V

 ±3% Accuracy over Line Regulation, Load Regulation, and Operating Temperature Range

1-A Maximum Output Current

• Low Dropout Voltage: 500 mV Maximum at 1 A

· High PSRR:

80 dB at 1 kHz

50 dB at 1 MHz

4.5-µV_{RMS} Output Voltage Noise (100 Hz to 100 kHz)

• Excellent Transient Response

 Stable with a 4.7-μF or Larger Ceramic Output Capacitor

 Over-Current Protection and Over-Temperature Protection

Package: DFN3X3-8

Applications

Communication: CPU, ASIC, FPGA, CPLD, DSP

High-Performance Analog: ADC, DAC, LVDS, VCO

Noise-Sensitive Imaging: CMOS Sensors, Video ASICs

Description

The TPL910A series products are 1-A high-current, 4.5- μV_{RMS} low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910A series supports adjustable output voltage ranging from 0.8 V to 6 V with an external resistor divider.

Ultra-low noise, high PSRR, and high output current capability make the TPL910A series the ideal power supply for noise-sensitive applications, such as high-speed communication facilities, and high-definition imaging equipment. Accurate output voltage tolerance, excellent transient response, and adjustable soft-start control ensure the TPL910A series products optimal power supply for large-scale processors or digital loads, such as ASIC, FPGA, CPLD, and DSP.

The TPL910A series products provide a small DFN3X3-8 package with guaranteed operating temperature ranging from –40°C to +125°C.

Typical Application Circuit






Table of Contents

Features	
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings ⁽¹⁾	5
ESD, Electrostatic Discharge Protection	5
Recommended Operating Conditions	5
Thermal Information	6
Electrical Characteristics	7
Typical Performance Characteristics	9
Detailed Description	11
Overview	11
Functional Block Diagram	11
Feature Description	11
Application and Implementation	15
Application Information	15
Typical Application	15
Layout	17
Layout Guideline	17
Tape and Reel Information	18
Package Outline Dimensions	19
DFN3X3-8	19
Order Information	21



Product Family Table

Order Number	Order Number Output Voltage (V)	
TPL910GADJA-DF6R-S	Adjustable	DFN3X3-8

Revision History

Date	Revision	Notes
2020-12-31	Rev.Pre.0	Preliminary Version
2021-08-31	Rev.A.0	Initial Release
2022-02-22	Rev.A.1	Added tolerance of VFB voltage Updated typical value of load regulation
2022-10-14	Rev.A.2	Updated the format of Package Outline Dimensions Removed Fixed Output Options from Features, Description and Overview



Pin Configuration and Functions

TPL910A-S DFN3X3-8 Package Top View




Table 1. Pin Functions: TPL910A-S

Р	Pin				
No.	Name	I/O	Description		
5	EN	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn of the regulator. For automatic startup, connect EN to IN directly. The EN pin must not be left floating.		
3	FB	I	Output voltage feedback pin. Connect to an external resistor divider to adjust the output voltage. A 10-nF feed-forward capacitor from FB to OUT (as close as possible to FB pin) is recommended to maximize regulator ac performance.		
4	GND	_	Ground reference pin. Connect GND pin to PCB ground plane directly.		
7, 8	IN	I	Input voltage pin. Suggest connecting a 10-µF or larger ceramic capacitor from IN to ground (as close as possible to IN pin) to reduce the jitter from the previous-stage power supply.		
6	NR/SS	I	Noise-reduction and soft-start pin. A 10-nF or larger capacitor from NR/SS to GND (as close as possible to NR/SS pin) is recommended to maximize ac performance.		
1, 2	OUT	0	Regulated output voltage pin. A 4.7-µF or larger ceramic capacitor from OUT to ground (as close as possible to OUT pin) is required to ensure regulator stability.		
_	Exposed Pad	_	Exposed PAD must be connected to a large-area ground plane to maximize the thermal performance.		



Specifications

Absolute Maximum Ratings (1)

	Parameter			Unit
IN, EN		-0.3	7	V
OUT		-0.3	V _{IN} + 0.3	V
FB, NR		-0.3	3.6	V
TJ	Junction Temperature Range	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
TL	Lead Temperature (Soldering 10 sec)		260	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Parameter Condition		Unit
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	±4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	±1.5	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Parameter	Min	Тур	Max	Unit
IN	Input Voltage	2.2		6.5	V
EN	Enable Voltage	0		6.5	V
OUT	Output Voltage	0.8		6	V
OUT	Output Current	0		1	Α
Соит	Output Capacitor	4.7			μF
C _{FF}	Feed-forward Capacitor		10		nF
C _{NR}	NR Capacitor		10		nF
TJ	Junction Temperature Range	-40		125	°C

⁽²⁾ All voltage values are with respect to GND.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Thermal Information

Package Type	θμΑ	θις	Unit
DFN3×3-8	69.3	8.16	°C/W



Electrical Characteristics

All test conditions: $T_J = -40$ °C to +125°C (typical value at $T_J = +25$ °C), $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.2 V, whichever is greater; $V_{EN} = 2.2$ V, $I_{OUT} = 1$ mA, $I_{OUT} = 4.7$ $I_{EN} = 4.7$ I_{E

	Parameter	Conditions	Min	Тур	Max	Unit	
Supply I	Supply Input Voltage and Current						
VIN	Supply Voltage Range ⁽¹⁾		2.2		6.5	V	
10/10	Input Supply UVLO	V_{IN} rising, R_L = 1 k Ω			2.1	V	
UVLO	Hysteresis			70		mV	
Laura	GND Pin Current	V _{IN} = 6.5 V, I _{OUT} = 1 mA		130	190	μA	
I _{GND}	GND PIII Current	V _{IN} = 6.5 V, I _{OUT} = 1 A		5.4	8	mA	
I _{SD}	Shutdown Current	V _{IN} = 6.5 V, V _{EN} = 0 V		2.2	10	μA	
Device E	nable						
V _{IH(EN)}	EN High-level Input Voltage	Device enable	1.2		6.5	V	
V _{IL(EN)}	EN Low-level Input Voltage	Device disable	0		0.4	V	
I _{EN}	EN Leakage Current	V _{IN} = 6.5 V, V _{EN} = 0 V to 6.5 V		0.1	1	μΑ	
Regulate	ed Output Voltage and C	urrent					
V_{FB}	Feedback Voltage (2)		0.8 × 98%	0.8	0.8 × 102%	V	
I _{FB}	FB Pin Leakage Current ⁽²⁾	V _{IN} = 6.5 V, stress V _{FB} = 0.8 V		0.1	1	μA	
V _{NR/SS}	NR/SS Pin Voltage			0.8		V	
I _{NR/SS}	NR/SS Pin Charging Current	V _{IN} = 6.5 V, V _{NR} = GND		6.2	9	μA	
.,		V _{IN} = V _{OUT(NOM)} + 0.5 V or 2.2 V to 6.5 V, V _{OUT} = 0.8 V to 6 V, I _{OUT} = 100 mA to 500 mA	-2%		2%		
Vouт	Output Accuracy (3)	V _{IN} = V _{OUT(NOM)} + 0.5 V or 2.2 V to 6.5 V, V _{OUT} = 0.8 V to 6 V, I _{OUT} = 100 mA to 1 A	-3%		3%		
ΔV_{OUT}	Line Regulation	$V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V or } 2.2 \text{ V to } 6.5 \text{ V},$ $I_{OUT} = 100 \text{ mA}$		0.03		mV/V	
-	Load Regulation	I _{OUT} = 100 mA to 1 A		0.07		mV/A	



	Parameter	Conditions		Min	Тур	Max	Unit
Regulate	ed Output Voltage and C	urrent					
		` '	V _{IN} = V _{OUT(NOM)} + 0.5 V or 2.2 V to 6.5 V, I _{OUT} = 500 mA, V _{FB} = GND or V _{SNS} = GND			250	mV
VDO	Dropout Voltage (4)	V _{IN} = V _{OUT(NOM)} + 0.5 V or 2.2 V I _{OUT} = 750 mA, V _{FB} = GND or V	·			350	mV
		$V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V or } 2.2 \text{ V}$ $I_{OUT} = 1 \text{ A}, V_{FB} = \text{GND or } V_{SNS} = 0.00 \text{ A}$				500	mV
I _{LIM}	Output Current Limit	V _{OUT} is forced at 0.9 × V _{OUT(NON}	_{I)} , V _{IN} ≥ 3.3 V	1.1	1.6		Α
Isc	Short Circuit to Ground Current Limit	V _{OUT} is forced to ground, T _A = 2	V _{OUT} is forced to ground, T _A = 25°C				А
tstr	Start-up Time	$V_{\text{OUT(NOM)}}$ = 3.3 V, V_{OUT} = 0% to $V_{\text{OUT(NOM)}}$, R_{L} = 3.3 k Ω , C_{OUT} = C_{NR} = 470 nF		80		ms	
PSRR ar	nd Noise				•		
		$V_{IN} = 4.3 \text{ V}, V_{OUT} = 3.3 \text{ V},$ $I_{OUT} = 1 \text{ A}, C_{OUT} = 4.7 \mu\text{F},$ $C_{NR} = 470 \text{ nF},$ $C_{FF} = 470 \text{ nF}$	f = 1 kHz		80		dB
D0DD	Power Supply Ripple		f = 10 kHz		65		dB
PSRR	Rejection		f = 100 kHz		54		dB
		OFF - 470 III	f = 1 MHz		45		dB
V _N	Output Noise Voltage	BW = 100 Hz to 100 kHz, V_{IN} = 3.8 V, V_{OUT} = 3.3 V, I_{OUT} = 1 A, I_{OUT} = 4.7 I_{I}			4.5		μVrms
Tempera	ature Range				•		
T_{SD}	Thermal Shutdown Threshold	Temperature increasing			165		°C
	Hysteresis				20		°C

⁽¹⁾ Minimum $V_{IN} = V_{OUT(NOM)} + V_{DO}$ or 2.2 V, whichever is greater.

⁽²⁾ For adjustable output voltage version only.


⁽³⁾ Resistor tolerance is not included. Output accuracy is not tested at this condition: $V_{OUT} = 0.8 \text{ V}$, $4.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$, and 750 mA $\le I_{OUT} \le 1 \text{ A}$, because the power dissipation is out of package limitation.

⁽⁴⁾ Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current and measure for V_{OUT(NOM)} ≥ 2.2 V. In dropout mode, the output voltage will be equal to V_{IN} – V_{DO}.




Typical Performance Characteristics

All test conditions: $T_J = -40$ °C to +125°C (typical value at $T_J = +25$ °C), $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.2 V, whichever is greater; $V_{EN} = 2.2$ V, $I_{OUT} = 1$ mA, $I_{OUT} = 4.7$ $I_{EN} = 4.7$ I_{E









 $T_A = 25$ °C

Figure 7. Enable Threshold vs. Supply Voltage




 V_{IN} = 4.3 V, V_{OUT} = 3.3 V, C_{OUT} = 10 $\mu\text{F},~C_{\text{NR/SS}}$ = 470 nF, C_{FF} = 470 nF

Figure 8. PSRR




 V_{IN} = 3.8 V, V_{OUT} = 3.3 V, C_{OUT} = 4.7 μ F, $C_{NR/SS}$ = 470 nF, C_{FF} = 470 nF



 V_{IN} = 3.8 V, V_{OUT} = 3.3 V, C_{OUT} = 4.7 μF , $C_{\text{NR/SS}}$ = 470 nF, C_{FF} = 470 nF


Figure 10. Noise





 V_{IN} = 2.2 V to 6.5 V, V_{OUT} = 0.8 V

Figure 11. Line Transient



 I_{OUT} = 1 mA to 1 A, V_{OUT} = 0.8 V

Figure 12. Load Transient



Detailed Description

Overview

The TPL910A series products are 1-A high-current, $4.5-\mu V_{RMS}$ low-noise, high-PSRR, and high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage at 1-A load current. The TPL910A series supports adjustable output voltage ranging from 0.8 V to 6 V with an external resistor divider.

Ultra-low noise, high PSRR, and high output current capability make the TPL910A series the ideal power supply for noise-sensitive applications, such as high-speed communication facilities, and high-definition imaging equipment. Accurate output voltage tolerance, excellent transient response, and adjustable soft-start control ensure the TPL910A series products optimal power supply for large-scale processors or digital loads, such as ASIC, FPGA, CPLD, and DSP.

Functional Block Diagram




Figure 13. Functional Block Diagram

Feature Description

Enable (EN)

The TPL910A series provide a device enable pin (EN) to enable or disable the device. Connect this pin to the GPIO of an external digital logic control circuit to control the device. When the V_{EN} voltage falls below $V_{IL(EN)}$, the LDO device turns off, and when the V_{EN} ramps above $V_{IH(EN)}$, the LDO device turns on.



Under-Voltage Lockout (IN and UVLO)

The TPL910A series use an under-voltage lockout circuit to keep the output shut off until the internal circuitry operates properly. Refer to the Electrical Characteristics table for UVLO threshold and hysteresis.

Adjustable Output Voltage (OUT and FB)

The TPL910A series are also available in adjustable voltage versions of 0.8 V to 5 V. Using external resistors divider, the output voltage of the TPL910A series is determined by the value of the resistor R1 and R2 in Figure 15. Typical Application Circuit on page 15. Use Equation 1 to calculate the output voltage.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where the feedback voltage V_{FB} is 0.8 V.

Table 2 provides a list of recommended resistor combinations to achieve the common output voltage values.

Table 2. External Resistor Combinations

T	External Res	istors Divider	Calculated Output Voltage
Target Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	(V) ·
0.80	0	Open	0.800
0.81	2	160	0.810
0.82	4.02	160	0.820
0.83	6.04	160	0.830
0.84	8.06	160	0.840
0.85	10	160	0.850
0.86	12	160	0.860
0.87	12.4	143	0.869
0.88	12.4	124	0.880
0.89	12	107	0.890
0.90	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.792
1.90	12.1	8.87	1.891
2.50	12.4	5.9	2.481

www.3peakic.com.cn 12 / 22 DA20221002A2



Townst Output Voltons (II)	External Res	Calculated Output Voltage	
Target Output Voltage (V)	R1 (kΩ)	R1 (kΩ) R2 (kΩ)	
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.50	11.8	2.55	4.502
5.00	12.4	2.37	4.986

Programmable Soft Start

The TPL910A series integrates a programmable soft-start function to control the output voltage ramp-up slew rate and start-up time. By selecting the external capacitor at the NR/SS pin, the output start-up time can be calculated with Equation 2.

$$t_{Start-up} = 1.25 \times \left(\frac{V_{NR/SS} \times C_{NR/SS}}{I_{NR/SS}}\right)$$
 (2)

Where, the typical value of $V_{NR/SS}$ is 0.8 V, the typical value of $I_{NR/SS}$ is 6.2 μ A, and $C_{NR/SS}$ is the external capacitor at the NR/SS pin.

Over-Current Protection

The TPL910A series integrates an internal current limit that helps to protect the regulator during fault conditions.

- When the output voltage is pulled down below the regulated voltage, over-current protection starts to work and limits the output current to I_{LIM}.
- When the output voltage is pulled down below the short-to-ground threshold (about 140 mV), or shorted to the ground directly, short-to-ground protection starts to work and limits the output current to I_{SC}.
- During startup, the output current is limited to I_{SC} before the output voltage ramps higher than the short-to-ground threshold.

Under the over-current conditions, the internal junction temperature ramps up quickly. When the junction temperature is high enough, it will cause the over-temperature protection.

Over-Temperature Protection

The over-temperature protection starts to work when the junction temperature exceeds the thermal shutdown (TSD) threshold, which turns off the regulator immediately. Until when the device cools down and the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.

The junction temperature range should be limited according to the Recommended Operating Conditions table, continuously operating above the junction temperature range will reduce the device lifetime.

www.3peakic.com.cn 13 / 22 DA20221002A2






Figure 14. Over-Temperature Protection



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPL910A series products are 1-A high-current, $4.5-\mu V_{RMS}$ low-noise, high-PSRR, high-accuracy linear regulators with only 500-mV maximum ultra-low dropout voltage. The following application schematic shows a typical usage of the TPL910A series.

Typical Application

Figure 15. Typical Application Circuit on page 15 shows the typical application schematic.




Figure 15. Typical Application Circuit

Input Capacitor and Output Capacitor

The TPL910A series is designed to be stable with low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR/SS). It is recommended to use ceramic capacitors with X7R-, X5R-, and COG-rated dielectric materials to get good capacitive stability across temperature.

3PEAK recommends adding a 10 μF or greater capacitor with a 0.1 μF bypass capacitor in parallel at IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL910A series requires a minimum 4.7 μ F low ESR output capacitor. 3PEAK recommends selecting an X7R-type 10- μ F ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.



Power Dissipation

During normal operation, the LDO junction temperature should meet the requirement in the Recommended Operating Conditions table. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 3

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(3)

The junction temperature can be estimated using Equation 4 . θ_{JA} is the junction-to-ambient thermal resistance.

$$T_{J} = T_{A} + P_{D} \times \theta_{JA} \tag{4}$$




Layout


Layout Guideline


- Both input capacitors and output capacitors must be placed as close to the device pins as possible, and vias between capacitors and device power pins must be avoided.
- It is recommended to bypass the input pin to ground with a 0.1-µF bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin, and the GND pin of the system must be as small as possible.
- It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.



Tape and Reel Information








Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL910GADJA -DF6R-S	DFN3X3-8	330.0	17.6	3.3	3.3	1.1	8.0	12.0	Q2



Package Outline Dimensions

DFN3X3-8





This page intentionally left blank



Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL910GADJA-DF6R-S	–40°C to +125°C	DFN3X3-8	L910A	MSL3	Tape and Reel, 4,000	Green

⁽¹⁾ For future products, contact the 3PEAK factory for more information and sample. 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.



This page intentionally left blank

单击下面可查看定价,库存,交付和生命周期等信息

>>3PEAK(思瑞浦)