


#### Features


- Gain-bandwidth Product: 7MHz
- High Slew Rate: 20V/µs
- High EMIRR: 84dB at 900MHz
- Low Noise: 19 nV/√Hz(f= 1kHz)
- Wide Supply Range: 2.7V to 36V
- Low Offset Voltage: 1.0mV Maximum
- Low Input Bias Current: 3pA Typical
- Below-Ground (V-) Input Capability to -0.3V
- Rail-to-Rail Output Voltage Range
- High Output Current: 80mA (2.0V Drop)
- Unit Gain Stable
- 3mm\*2mm DFN Package for TP2274
- -40°C to 125°C Operation Range
- Robust 3kV HBM and 2kV CDM ESD Rating

#### **Applications**

- Digital Servo Control Loops
- Machine and Motion Control Devices
- Photodiode Pre-amp
- Industrial Process Control
- Temperature Measurements
- Strain Gage Amplifier
- Medical Instrumentation

### Pin Configuration (Top View)





#### Description

The TP2271/TP2272/TP2274 are EMI Hardened 36V CMOS op-amps featuring EMIRR of 84dB at 900MHz. The devices are unity gain stable with 100pF capacitive load and high-speed with a wide 7MHz bandwidth and 20V/µs high slew rate, which makes the devices appropriated for I/V converters.


The rail-to-rail output swing and input range that includes V– makes the TP227x ideal choices for interfacing to modern, single-supply and precision data converters.

The TP227x op-amps offer lower noise, offset voltage, offset drift over temperature and bias current. In addition, the devices have better common-mode rejection and slew rates.

The TP227x family, exhibiting high input impedance and low noise, is excellent for small signal conditioning for high impedance sources, such as piezoelectric transducers. Because of the micro power dissipation levels, the devices work well in hand held monitoring and remote sensing applications.

The TP2271 is single channel version available in 8-pin SOIC and 5-pin SOT23 packages. The TP2272 is dual channel version available in 8-pin SOIC and MSOP packages. The TP2274 is quad channel version available in 14-pin SOIC, TSSOP and DFN packages.

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.



#### **EMIRR IN+ vs. Frequency**

## 36V Single supply, 7MHz Bandwidth, RRO Op-amps

### **Order Information**

Model Name	Order Number	Package	Transport Media, Quantity	Marking Information	
TP2271	TP2271-SR	8-Pin SOIC	Tape and Reel, 4,000	TP2271	
1 - 227 1	TP2271-TR	5-Pin SOT23	Tape and Reel, 3,000	E22	
TP2272	TP2272-SR	8-Pin SOIC	Tape and Reel, 4,000	TP2272	
	TP2272-VR	8-Pin MSOP	Tape and Reel, 3,000	TP2272	
	TP2274-SR	14-Pin SOIC	Tape and Reel, 2,500	TP2274	
TP2274	TP2274-TR	14-Pin TSSOP	Tape and Reel, 3,000	TP2274	
	TP2274-FR	14-Pin DFN	Tape and Reel, 3,000	2274	

#### Absolute Maximum Ratings Note 1

Supply Voltage: V <sup>+</sup> – V <sup>-</sup> Note 2	40.0V
Input Voltage $V^ 0.3$	3 to V <sup>+</sup> + 0.3
Input Current: +IN, -IN Note 3	±20mA
Differential Input Voltage Note 4	±0.5V
Output Short-Circuit Duration Note 5	Indefinite

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The op amp supplies must be established simultaneously, with, or before, the application of any input signals.

Note 3: The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

Note 4: The differential input voltage must be in the range of Input Voltage:  $V^- - 0.3$  to  $V^+ + 0.3$  V

Note 5: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

#### ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	MIL-STD-883H Method 3015.8	3	kV
CDM	Charged Device Model ESD	JEDEC-EIA/JESD22-C101E	2	kV

#### **Thermal Resistance**

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>	Unit
5-Pin SOT23	250	81	°C/W
8-Pin SOIC	158	43	°C/W
8-Pin MSOP	210	45	°C/W
14-Pin SOIC	120	36	°C/W
14-Pin TSSOP	180	35	°C/W
14-Pin DFN	100	34	°C/W

### **Electrical Characteristics**


The specifications are at T<sub>A</sub> = 27°C. V<sub>S</sub> =  $\pm$ 15V, V<sub>CM</sub> = 0V, R<sub>L</sub> = 2k $\Omega$ , C<sub>L</sub> =100pF.Unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
		V <sub>CM</sub> = 0V	-1.0	±0.4	+1.0	mV
Vos	Input Offset Voltage	V <sub>S</sub> = 5V, V <sub>CM</sub> = 2.5V	-1.0	±0.4	+1.0	mV
Vos TC	Input Offset Voltage Drift	-40°C to 125°C		2		µV/°C
I <sub>B</sub> Inpu		T <sub>A</sub> = 27 °C		3		pА
	Input Bias Current	T <sub>A</sub> = 85 °C		250		pА
		T <sub>A</sub> = 125 °C		7.7		nA
los	Input Offset Current			0.001		pА
Vn	Input Voltage Noise	f = 0.1Hz to 10Hz		2.35		μV <sub>RMS</sub>
en	Input Voltage Noise Density	f = 1kHz		19		nV/√Hz
CIN	Input Capacitance	Differential Common Mode		4 2.5		pF
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = -14.5V to 13V	90	126		dB
V <sub>CM</sub>	Common-mode Input Voltage Range		V0.3		V+-2.0	V
PSRR	Power Supply Rejection Ratio		90	130		dB
Avol	Open-Loop Large Signal Gain	$R_{LOAD} = 2k\Omega$	95	118		dB
Vol, Voh	Output Swing from Supply Rail	$R_{LOAD} = 100 k\Omega$	50			mV
Rout	Closed-Loop Output Impedance	G = 1, f =1kHz, I <sub>OUT</sub> = 0		0.01		Ω
Ro	Open-Loop Output Impedance	f = 1kHz, I <sub>OUT</sub> = 0		125		Ω
lsc	Output Short-Circuit Current	Sink or source current		80		mA
Vs	Supply Voltage		2.7		36	V
lq	Quiescent Current per Amplifier			900		μA
PM	Phase Margin	$R_{LOAD} = 2k\Omega, C_{LOAD} = 100pF$		60		0
GM	Gain Margin	$R_{LOAD} = 2k\Omega, C_{LOAD} = 100pF$		8		dB
GBWP	Gain-Bandwidth Product	f = 1kHz		7		MHz
SR	Slew Rate	$A_V = 1$ , $V_{OUT} = 0V$ to $10V$ , $C_{LOAD} = 100pF$ , $R_{LOAD} = 2k\Omega$		20		V/µs
FPBW	Full Power Bandwidth Note 1			210		kHz
ts	Settling Time, 0.1% Settling Time, 0.01%	A <sub>V</sub> = -1, 10V Step		1 1		μs
THD+N	Total Harmonic Distortion and Noise	f = 1kHz, $A_V$ =1, $R_L$ = 2k $\Omega$ , $V_{OUT}$ = 3.5 $V_{RMS}$		0.0001		%
Xtalk	Channel Separation	$f = 1 kHz, R_L = 2 k\Omega$		110		dB

Note 1: Full power bandwidth is calculated from the slew rate FPBW = SR/ $\pi \cdot V_{P-P}$ 


# 36V Single supply, 7MHz Bandwidth, RRO Op-amps **Typical Performance Characteristics**

 $V_S$  = ±15V,  $V_{CM}$  = 0V,  $R_L$  = Open, unless otherwise specified.




#### Offset Voltage Production Distribution

**Open-Loop Gain and Phase** 




Input Bias Current vs. Temperature




**REV B.02** 


Unity Gain Bandwidth vs. Temperature



Input Voltage Noise Spectral Density



#### Input Bias Current vs. Input Common Mode Voltage




### 36V Single supply, 7MHz Bandwidth, RRO Op-amps Typical Performance Characteristics

0

0.1


10

 $V_{S} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_{L} = Open$ , unless otherwise specified. (Continued)





#### **Common Mode Rejection Ratio**

**Quiescent Current vs. Temperature** 









1k


Short Circuit Current vs. Temperature

Frequency (Hz)


100k

10M

#### CMRR vs. Frequency




**Quiescent Current vs. Supply Voltage** 




# 36V Single supply, 7MHz Bandwidth, RRO Op-amps **Typical Performance Characteristics**

 $V_{S} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_{L} = Open$ , unless otherwise specified. (Continued)


#### Power-Supply Rejection Ratio vs. Temperature




**EMIRR IN+ vs. Frequency** 




**Negative Over-Voltage Recovery** 






#### **CMRR vs. Temperature**

Large-Scale Step Response




#### **Positive Over-Voltage Recovery**




Time (0.5µs/div)

## 36V Single supply, 7MHz Bandwidth, RRO Op-amps Typical Performance Characteristics

 $V_{S}$  = ±15V,  $V_{CM}$  = 0V,  $R_{L}$  = Open, unless otherwise specified. (Continued)



Positive Output Swing vs. Load Current



Negative Output Swing vs. Load Current

#### 36V Single supply, 7MHz Bandwidth, RRO Op-amps

#### **Pin Functions**

**-IN:** Inverting Input of the Amplifier. Voltage range of this pin can go from  $V^-$  to ( $V^+$  - 2.0V).

**+IN:** Non-Inverting Input of Amplifier. This pin has the same voltage range as –IN.

**V+ or +V**<sub>s</sub>: Positive Power Supply. Typically the voltage is from 2.7V to 36V. Split supplies are possible as long as the voltage between V+ and V– is between 2.7V and 36V. A bypass capacitor of  $0.1\mu$ F as close to the part as possible should be used between power supply pins or between supply pins and ground.

**V**<sup>-</sup> or <sup>-</sup>**V**<sub>s</sub>: Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V<sup>+</sup> and V<sup>-</sup> is from 2.7V to 36V. If it is not connected to ground, bypass it with a capacitor of  $0.1\mu F$  as close to the part as possible.

**OUT:** Amplifier Output. The voltage range extends to within milli-volts of each supply rail.

N/C: No connection.

The exposed thermal pad of DFN package should be left floated.

#### **Operation**

The TP227x op-amps have input signal range from V<sup>-</sup> to (V<sup>+</sup> – 2.0V). The output can extend all the way to the supply rails. The input stage is comprised of a PMOS differential amplifier. The Class-AB control buffer and output bias stage uses a proprietary compensation technique to take full advantage of the process technology to drive very high capacitive loads. This is evident from the transient over shoot measurement plots in the Typical Performance Characteristics.

#### **Applications Information**

#### **EMI Harden**

The EMI hardening makes the TP2271/2272/2274 a must for almost all op amp applications. Most applications are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The TP2271/2272/2274 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding Using this EMI resistant series of op amps will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

#### Wide Supply Voltage

The TP2271/2272/2274 operational amplifiers can operate with power supply voltages from 2.7V to 36V. Each amplifier draws 0.8mA quiescent current at 36V supply voltage. The TP2271/2272/2274 is optimized for wide bandwidth low power applications. They have an industry leading high GBW to power ratio and the GBW remains nearly constant over specified temperature range.

#### Low Input Bias Current

The TP2271/2272/2274 is a CMOS OPA family and features very low input bias current in pA range. The low input bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

#### PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5pA of current to flow,

which is greater than the TP2271/2272/2274 OPA's input bias current at +27°C (±3pA, typical). It is recommended to use multi-layer PCB layout and route the OPA's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting Gain application.

1. For Non-Inverting Gain and Unity-Gain Buffer:

a) Connect the non-inverting pin ( $V_{IN}$ +) to the input with a wire that does not touch the PCB surface.

b) Connect the guard ring to the inverting input pin ( $V_{IN-}$ ). This biases the guard ring to the Common Mode input voltage.

2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):

a) Connect the guard ring to the non-inverting input pin ( $V_{IN}$ +). This biases the guard ring to the same reference voltage as the op-amp (e.g.,  $V_{DD}/2$  or ground).

b) Connect the inverting pin ( $V_{IN}$ -) to the input with a wire that does not touch the PCB surface.




Figure 1 The Layout of Guard Ring

### Ground Sensing and Rail to Rail Output

The TP2271/2272/2274 family has excellent output drive capability. It drives  $2k\Omega$  load directly with good THD performance. The output stage is a rail-to-rail topology that is capable of swinging to within 50mV of either rail.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.3V beyond either supply, otherwise current will flow through these diodes.

#### **Power Supply Layout and Bypass**

The TP2271/2272/2274 OPA's power supply pin (V<sub>DD</sub> for single-supply) should have a local bypass capacitor (i.e.,  $0.01\mu$ F to  $0.1\mu$ F) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e.,  $1\mu$ F or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Ground layout improves performance by decreasing the amount of stray capacitance and noise at the OPA's inputs and outputs. To decrease stray capacitance, minimize PC board lengths and resistor leads, and place external components as close to the op amps' pins as possible.

### **Proper Board Layout**


To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. To avoid leakage currents, the surface of the board should be kept clean and free of moisture. Coating the surface creates a barrier to moisture accumulation and helps reduce parasitic resistance on the board.

Keeping supply traces short and properly bypassing the power supplies minimizes power supply disturbances due to output current variation, such as when driving an ac signal into a heavy load. Bypass capacitors should be connected as closely as possible to the device supply pins. Stray capacitances are a concern at the outputs and the inputs of the amplifier. It is recommended that signal traces be kept at least 5mm from supply lines to minimize coupling.

A variation in temperature across the PCB can cause a mismatch in the Seebeck voltages at solder joints and other points where dissimilar metals are in contact, resulting in thermal voltage errors. To minimize these thermocouple effects, orient resistors so heat sources warm both ends equally. Input signal paths should contain matching numbers and types of components, where possible to match the number and type of thermocouple junctions. For example, dummy components such as zero value resistors can be used to match real resistors in the opposite input path. Matching components should be located in close proximity and should be oriented in the same manner. Ensure leads

are of equal length so that thermal conduction is in equilibrium. Keep heat sources on the PCB as far away from amplifier input circuitry as is practical.


The use of a ground plane is highly recommended. A ground plane reduces EMI noise and also helps to maintain a constant temperature across the circuit board.



**Three-Pole Low-Pass Filter** 


#### **Package Outline Dimensions**

SOT23-5




## 36V Single supply, 7MHz Bandwidth, RRO Op-amps Package Outline Dimensions

SO-8 (SOIC-8)




## **Package Outline Dimensions**

MSOP-8



# 36V Single supply, 7MHz Bandwidth, RRO Op-amps Package Outline Dimensions


TSSOP-14



	Dimensions			
Symbol	In Millimeters			
Symbol	MIN	ТҮР	MAX	
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.90	1.00	1.05	
b	0.20	-	0.28	
с	0.10	-	0.19	
D	4.86	4.96	5.06	
E	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
е		0.65 BSC		
L	0.45 0.60 0.75		0.75	
L1	1.00 REF			
L2	0.25 BSC			
R	0.09	-	-	
θ	0°	-	8°	


## **Package Outline Dimensions**

SO-14 (SOIC-14)



## 36V Single supply, 7MHz Bandwidth, RRO Op-amps Package Outline Dimensions

DFN-14



单击下面可查看定价,库存,交付和生命周期等信息

>>3PEAK(思瑞浦)