

Features

- Meet the ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 Physical Layer Standards
- Supports CAN FD and Data Rating up to 5 Mbps
- Short Propagation Delay Times and Fast Loop Times
- 5-V Power Supply, I/O Voltage Range Supports 2.8-V to 5.5-V MCU Interface
- Standby Mode and Extra Low Current Sleep Mode with Local and Remote Bus Wake-Up Capability and INH Output
- Ideal Passive Behavior to CAN Bus when Unpowered
- Common-Mode Input Voltage: ±30 V
- · Protection Feature:
 - IEC 61000-4-2 ESD Protection up to ±12 kV
 - Bus Fault Protection: ±70 V
 - VCC Undervoltage Protection
 - TXD Dominant Time-Out Function and Bus-Dominant Time-Out Function
 - Thermal Shutdown Protection
- Available in SOP14 Package and Leadless DFN4.5X3-14L Package
- AEC-Q100 Qualified for Automotive Application, Grade 1

Applications

- All Devices Supporting Highly Loaded CAN Networks
- Automotive and Transportation
 - Body Electronics / Lighting
 - Power Train / Chassis
 - Infotainment / Cluster
 - ADAS / Safety

Description

The TPT1043 is a CAN transceiver that meets the ISO11898 high-speed CAN (Controller Area Network) physical layer standard. The device is designed to be used in CAN FD networks up to 5 Mbps, with enhanced timing margin and higher data rates in long and highly loaded networks. As designed, the device features a -30-V to +30-V common-mode range, CAN-Bus fault protection from -70 V to +70 V, over-voltage protection, and overtemperature shutdown. TPT1043 has an I/O power supply for interface I/O to connect to microcontrollers with supply voltages from 2.8 V to 5.5 V. The device comes with a standby mode, which can be waked up from the CAN BUS. The ultra-low power management controls the Electronic Control Unit (ECU) in standby and sleep modes. The device enables the power supply by the INH interface through the local and remote wake-up with wakeup source recognition, and it includes many protection features to enhance the device and network robustness.

The TPT1043 is available in SOP14 and DFN4.5X3.0-14L packages, and is characterized from −40°C to +125°C.

Typical Application Circuit






Table of Contents

Features	1
Applications	1
Description	1
Typical Application Circuit	1
Product Family Table	3
Revision History	3
Pin Configuration and Functions	4
Specifications	5
Absolute Maximum Ratings	5
ESD (Electrostatic Discharge Protection)	6
Recommended Operating Conditions	6
Thermal Information	6
Electrical Characteristics	7
AC Timing Requirements	11
Parameter Measurement Information	13
Test Circuit	13
Parameter Diagram	14
Detailed Description	15
Overview	15
Functional Block Diagram	15
Feature Description	16
Device Operating Modes	16
Internal Flags	18
Remote Wake-up	19
Device Local Faults	19
Application and Implementation	21
Application Information	21
Typical Application	21
Tape and Reel Information	22
Package Outline Dimensions	23
SOP14	23
DFN4.5X3-14	24
Order Information	25
IMPORTANT NOTICE AND DISCLAIMER	26

2/26



Product Family Table


Order Number	VCC (V)	VIO (V)	BUS Protection (V)	Package
TPT1043Q-SO2R-S	5.0	2.8 to 5.5	±70	SOP14
TPT1043Q-DFKR-S	5.0	2.8 to 5.5	±70	DFN4.5X3-14L


Revision History

Date	Revision	Notes
2021-11-02	Rev.Pre.0	Initial Version
2022-11-25	Rev.A.0	Released Version
2023-10-25	Rev.A.1	Typo correction



Pin Configuration and Functions








Table 1. Pin Functions: TPT1043

Pin		1/0	D		
No.	Name	I/O	Description		
1	TXD	Input	CAN transmit data input (low for dominant and high for recessive bus states)		
2	GND	GND	Ground connection		
3	VCC	Power	5-V CAN bus supply voltage		
4	RXD	Output	CAN receive data output (low for dominant and high for recessive bus states), tri-state		
5	VIO	Power	I/O supply voltage		
6	EN	Input	Enable input for mode control, integrated pull down		
7	INH	Output	Can be used to control system voltage regulators		
8	ERR_N	Output	Fault output, inverted logic		
9	WAKE	Input	Wake input terminal, high voltage input		
10	VBAT	Power	Reverse-blocked battery supply input		
11	NC	-	No connect (not internally connected)		
12	CANL	Bus I/O	Low-level CAN bus input/output line		
13	CANH	Bus I/O	High-level CAN bus input/output line		
14	STB_N	Input	Standby input for mode control, integrated pull down		
	Exposed pad	GND	Thermal pad of DFN package, required to connect the exposed pad to Ground		



Specifications

Absolute Maximum Ratings

	Parameter	Min	Max	Unit
V _{BAT}	Battery Supply Voltage Range	-0.3	60	V
Vcc	5-V Bus Supply Voltage Range	-0.3	7	\
V _{IO}	I/O Level-Shifting Voltage Range	-0.3	7	V
V _{BUS}	CAN Bus I/O Voltage Range (CANH, CANL)	-70	70	V
V _{BUS_DIFF}	Differential Voltage of CAN Bus, CANH - CANL	-70	70	V
V _{LOGIC}	Logic Input and Output Terminal Voltage Range (TXD, RXD, STB_N, ERR_N, EN)	-0.3	7	V
V _{WAKE}	WAKE Input Pin Voltage Range	-0.3	60 and V _{WAKE} ≤ V _{BAT} + 0.3 V	V
V _{INH}	INH Output Pin Voltage Range	-0.3	60 and V _{INH} ≤ V _{BAT} + 0.3 V	>
I _{O_LOGIC}	RXD and ERR_N Output Current	-8	8	mA
I _{O_INH_}	INH Output Current	-4	4	mA
TJ	Maximum Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _{OTP}	Shutdown Junction Temperature	-	170	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

⁽²⁾ This data was taken with the JEDEC low effective thermal conductivity test board.

⁽³⁾ This data was taken with the JEDEC standard multilayer test boards.



ESD (Electrostatic Discharge Protection)

	Parameter	Condition	Minimum Level	Unit
IEO	IEC Contact Discharge	IEC-61000-4-2, Bus Pin	±12	kV
IEC	IEC Air-Gap Discharge	IEC-61000-4-2, Bus Pin	±15	kV
НВМ	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001, All Pin	±8	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002, All Pin	±1.5	kV
		LU, per JESD78, All Pin, 25°C	±500	mA
LU	Latch Up	LU, per JESD78, All Pin, 125°C	±100	mA
		Pulse 1	-100	V
VTRAN	ISO7637-2 transients per IEC 62228-3, CANH, CANL, WAKE, VBAT	Pulse 2a	75	V
		Pulse 3a	-150	V
		Pulse 3b	100	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

	Description	Min	Max	Unit
V _{BAT}	Battery Supply Voltage Range	4.5	40	V
V _{IO}	Input/output Voltage TXD, RXD, STB_N, ERR_N, EN	2.8	5.5	V
Vcc	Power Supply	4.5	5.5	V
I _{OH_RXD}	RXD Terminal High Level Output Current	-4	-	mA
I _{OL_RXD}	RXD Terminal Low Level Output Current	-	4	mA
I _{O_INH}	INH Output Current	_	1	mA
TA	Operating Ambient Temperature	-40	125	ů

Thermal Information

Package Type	θυΑ	Ө JС	Unit
SOP14	65.5	33.7	°C/W
DFN4.5x3-14	35.8	31.6	°C/W

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Electrical Characteristics

All test conditions: V_{CC} = 4.5 V to 5.5 V, V_{IO} = 2.8 V to 5.5 V, V_{BAT} = 4.5 V to 40 V, R_L = 60 Ω , T = -40°C to 125°C, unless otherwise noted.

	Parameter	Test Conditions	Min	Тур	Max	Unit
Pin VCC (P	Power Supply)					
Vcc	Supply Voltage		4.5	-	5.5	V
UV _{VCC_R}	Undervoltage Recovery on V _{CC} for Protected Mode	V _{CC} Rising	-	3.6	4.4	V
UV _{VCC_F}	Undervoltage Detection on V _{CC} for Protected Mode	V _{CC} Falling	3	3.4	-	V
V _{HYS_UVVCC}	Hysteresis Voltage on U _{VVCC} ⁽¹⁾		-	200	_	mV
		Normal mode (dominant), V_{TXD} = 0 V, R_L = 50 Ω , C_L = open	-	45	65	mA
		Normal mode (recessive), V_{TXD} = V_{IO} , R_L = 50 Ω , C_L = open	-	1.2	3	mA
Icc	Supply Current	Standby/Sleep mode $V_{BAT} > V_{CC}$, $R_L = 50 \Omega$, $C_L = open$	-	2	3	μA
		Dominant with bus fault, short circuit on bus line, $V_{TXD} = 0 \text{ V}$, $-3V < (V_{CANH} = V_{CANL}) < +18V$, $R_L = Open$, $C_L = open$	-	63	110	mA
Pin VIO (I/C	O Supply)					
V _{IO}	Supply Voltage on V _{IO} Pin		2.8	-	5.5	V
UV_{VIO_R}	Undervoltage Recovery on V _{IO} for Protected Mode	V _{IO} Rising	-	1.8	2.5	V
UV _{VIO_F}	Undervoltage Detection on V _{IO} for Protected Mode	V _{IO} Falling	0.8	1.7	-	V
V _{HYS_UVVIO}	Hysteresis Voltage on U _{VVIO} for Protected Mode ⁽¹⁾		-	100	-	mV
		Normal mode, V _{TXD} = 0 V, Dominant	-	150	500	μА
I _{IO}	Supply Current from VIO	Normal/Silent mode, V_{TXD} = V_{IO} , Recessive	-	2	4	μA
		Standby/Sleep mode	-	2	4	μA
Pin VBAT (Supply from battery)					
UV _{BAT_R}	Undervoltage Recovery on VBAT for Protected Mode	VBAT rising	-	3.5	4.3	V
UV _{BAT_F}	Undervoltage Detection on VBAT for Protected Mode	VBAT falling	3	3.3	-	V
V _{HYS_UVBAT}	Hysteresis Voltage on U _{VBAT} (1)		-	200	-	mV
				-		



	Parameter	Test Conditions	Min	Тур	Max	Unit
		Normal/Silent mode	-	34	70	μΑ
I _{BAT}	Battery Supply Current	Standby mode, V _{CC} > 4.5 V, V _{INH} = V _{WAKE} = V _{BAT}	-	15	30	μΑ
		Sleep mode, V _{INH} = V _{CC} = V _{IO} = 0 V, V _{WAKE} = V _{BAT}	-	15	30	μΑ
Pin TXD (0	CAN transmit data input)					
V _{IH_TXD}	High-Level Input Voltage	3 V ≤ V _{IO} ≤ 5.5 V	0.7 x V _{IO}	-	V _{IO} + 0.3	V
V _{IL_TXD}	Low-Level Input Voltage	3 V ≤ V _{IO} ≤ 5.5 V	-0.3	-	0.3 x V _{IO}	V
I _{IH_TXD}	High-Level Input Current	$V_{TXD} = V_{IO}$	-5	0	5	μΑ
I _{IL_TXD}	Low-Level Input Current	V _{TXD} = 0 V, Normal mode	-300	-63	-30	μΑ
Cı	Input Capacitance (1)		-	5	10	pF
Pin RXD (CAN Receive data output)					
IOH_RXD	High-Level Output Current	$V_{RXD} = V_{IO} - 0.4 \text{ V}, V_{IO} = V_{CC}$	-12	-6	-1	mA
I _{OL_RXD}	Low-Level Output Current	V_{RXD} = 0.4 V, V_{TXD} = V_{IO} , Bus dominant	2	6	14	mA
I _{LKG_OFF}	Unpowered Leakage Current (1)	V _{RXD} = 5.5 V, V _{CC} = 0 V, V _{IO} = 0 V	-1	0	1	μΑ
Pin STB_N	I, EN (Standby and enable control inpu	it)				
V _{IH}	High-Level Input Voltage		0.7 x V _{IO}	-	V _{IO} + 0.3	V
VIL	Low-Level Input Voltage		-0.3	-	0.3 x V _{IO}	V
I _{IH}	High-Level Input Current	V _{STB_N} or V _{EN} ≥ 0.7 V	1	4	10	μA
I _{IL}	Low-Level Input Current	$V_{STB_N} = V_{EN} = 0 V$	-1	-	1	μA
Pin ERR_N	(Error and power-on indication outpu	it)				
I _{IH_ERR_N}	High-Level Input Current	$V_{ERR_N} = V_{IO} - 0.4 \text{ V}, V_{IO} = V_{CC}$	-50	-20	-4	μA
I _{IL_ERR_N}	Low-Level Input Current	V _{ERR_N} = 0.4 V	0.1	0.5	2	mA
Pin WAKE	(Local wake-up pin)					
I _{IH_WAKE}	High-Level Input Current	V _{WAKE} = V _{BAT} – 1.9 V	-10	-5	-1	μA
I _{IL_WKAE}	Low-Level Input Current	V _{WAKE} = V _{BAT} - 3.1 V	1	5	10	μA
V _{TH_WAKE}	Threshold Voltage	V _{WAKE} = 0 V	V _{BAT} - 3	V _{BAT} — 2.5	V _{BAT} – 2	V
Pin INH (Ir	hibit high voltage output)					
V _{O_INH}	High-Level Output Voltage	I _{INH} = -180 μA	V _{BAT} – 0.8	-	V _{BAT}	V
I _{L_INH}	Leakage Current	Sleep mode	-2	-	2	μA

www.3peak.com 8 / 26 CA20230203A1



	Parameter		Test Conditions	Min	Тур	Max	Unit
Pin CANH,	, CANL (CAN Bus lines)						
	Dominant Bus Output	CANH	CAN active mode, V _{TXD} = 0 V,	2.75	3.5	4.5	V
V _{O_DOM}	Voltage	CANL	$ \begin{aligned} &50 \; \Omega \leq R_{L} \leq 65 \; \Omega, \; C_{L} = open, \\ &t < t_{to(dom)TXD} \end{aligned} $	0.5	1.5	2.25	V
Vsym_dc	DC Output Symmetry (domina recessive) (Vcc – Vo(CANH) – Vo(CANL)) (1)	int or	V_{CC} = 5 V, R_L = 60 Ω , C_L = open,	-0.6	-	0.6	V
V _{SYM}	Transient Symmetry (dominan recessive) (V _{O(CANH)} + V _{O(CANL)}) / V _{CC} ⁽¹⁾	t or	$4.75V \le V_{CC} \le 5.25 \text{ V}, R_L =$ $60 \Omega, C_L = \text{open}, C_{SPLIT} = 4.7$ nF, T _{XD} = 250 kHz, 1 MHz, 2.5MHz	0.9	1	1.1	V/V
			CAN active mode, t < $t_{to(dom)TXD}, 4.75V \le V_{CC} \le 5.25$ V, V_{TXD} = 0 V, 45 Ω \le R _L < 50 Ω , C _L = open	1.5	-	3	V
V	Differential Output Voltage (dominant)		CAN active mode, t < $t_{to(dom)TXD}, 4.75V \le V_{CC} \le 5.25$ V, V_{TXD} = 0 V, 50 Ω \le R _L \le 65 Ω , C _L = open	1.5	-	3	V
Vod_dom			CAN active mode, t < $t_{to(dom)TXD}, 4.75V \le V_{CC} \le 5.25$ V, V_{TXD} = 0 V, 65 Ω \le R _L \le 70 Ω , C _L = open	1.5	-	3.3	V
			CAN active mode, t < $t_{\text{to}(\text{dom})\text{TXD}}, 4.75\text{V} \leq \text{V}_{\text{CC}} \leq 5.25$ V, V_{TXD} = 0 V, R_{L} = 2240 Ω , C_{L} = open	1.5	-	5.0	V
V _{OD_REC}	Differential Output Voltage (re	cessive)	Normal/Silent mode, V _{TXD} = V _{IO} , no load	-50	-	50	mV
			Standby/sleep mode	-0.2	-	0.2	V
V _{O_REC}	Recessive Output Voltage		Normal/Silent mode, V _{TXD} = V _{IO} , no load	2	0.5 x Vcc	3	V
			Standby/sleep mode	-0.1	-	0.1	V
	Dominant Short-Circuit	CANH	V _{STB} = 0 V, −15 V ≤ V _{CANH} ≤ 18 V, CANL = open, V _{TXD} = 0 V	-115	-	-	mA
Io_sc_dom	Output Current CANL		V _{STB} = 0 V, −15 V ≤V _{CANL} ≤ 18 V CANH = open, V _{TXD} = 0 V	-	-	115	mA
Io_SC_REC	Recessive Short-Circuit Output Current		$-27 \text{ V} \le \text{V}_{\text{CANH}} / \text{V}_{\text{CANL}} \le 32 \text{ V},$ V _{TXD} = V _{CC} , normal modes	-5	-	5	mA
V _{CM}	Common Mode Range			-30	-	30	V
V _{TH_RX_DIF}	Differential Receiver Threshol	d Voltage	Normal or Silent mode -30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	0.5	0.7	0.9	V

www.3peak.com 9 / 26 CA20230203A1



	Parameter	Test Conditions	Min	Тур	Max	Unit
		Standby or Sleep mode,	0.4	0.7	4.45	.,
		-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	0.4	0.7	1.15	V
		Normal or Silent mode	-		0.5	.,
.,	Describer Describer Velland	-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	-3	-	0.5	V
V_{REC_RX}	Receiver Recessive Voltage	Standby or Sleep mode,	_		0.4	
		-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	-3	-	0.4	V
		Normal or Silent mode	0.0		0	
V	Descires Deminant Valtana	-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	0.9	-	8	V
V_{DOM_RX}	Receiver Dominant Voltage	Standby or Sleep mode,	4.45			
		-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	1.15	-	8	V
.,	Differential Receiver Hysteresis	Normal or Silent mode,		130	-	>/
V _{HYS_RX_DIF}	Voltage ⁽¹⁾	-30 V ≤ V _{CANH} / V _{CANL} ≤ 30 V	-			mV
	Leakage Current	V _{CC} = 0 V, V _{CANH} = V _{CANL} = 5 V	-5	-	5	μA
		V _{BAT} = 0 V, V _{CANH} = V _{CANL} = 5 V	-5	-	5	μA
I _L		$V_{BAT} = V_{CC} = V_{CC} = 0 \text{ V or } V_{BAT}$ = $V_{CC} = V_{CC}$ shorted to ground via 47 k Ω ; $V_{CANH} = 5 \text{ V}$, $V_{CANL} = 5 \text{ V}$	-5	-	5	μА
R _{IN}	Input Resistance (CANH or CANL)	$V_{TXD} = V_{CC} = V_{IO} = 5 \text{ V}, V_{STB} = 0 \text{ V}, -30 \text{ V} \le V_{CM} \le +30 \text{ V}$	10	23	30	kΩ
R _{IN_M}	Input Resistance Matching: [1 – RIN(CANH) / RIN(CANL)] × 100%	$V_{TXD} = V_{CC} = V_{IO} = 5 \text{ V}, V_{STB} = 0 \text{ V},$ $V_{CANH} = V_{CANL} = 5 \text{ V},$	-2	-	2	%
R _{ID}	Differential Input Resistance	$V_{TXD} = V_{CC} = V_{IO} = 5 \text{ V}, V_{STB} = 0 \text{ V}, -30 \text{ V} \le V_{CM} \le +30 \text{ V}$	30	47	60	kΩ
Cı	Input Capacitance to Ground (CANH or CANL) (1)		-	-	20	pF
C _{ID}	Differential Input Capacitance (1)		-	_	10	pF

⁽¹⁾ The data is based on bench test and design simulation.



AC Timing Requirements

All test conditions: V_{CC} = 4.5 V to 5.5 V, V_{IO} = 2.8 V to 5.5 V, V_{BAT} = 4.5 V to 40 V, R_L = 60 Ω , T_A = -40°C to 125°C, unless otherwise noted.

	Parameter	Test Conditions	Min	Тур	Max	Unit
Transceive	er Switching Characteristics					
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant) ⁽¹⁾		-	60	100	ns
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive) ⁽¹⁾	Normal mode or Silent mode, R _L	-	60	100	ns
t _{SK_P}	Pulse Skew (t _{pHR} - t _{pLD}) (1)	$= 60 Ω, C_L = 100 pF$	-	10	35	ns
t _R	Differential Output Signal Rise Time ⁽¹⁾		-	45	-	ns
t _F	Differential Output Signal Fall Time (1)		-	45	-	ns
t _{pRH}	Propagation Delay Time, Bus Recessive Input to RXD High Output (Dominant to Recessive)		-	90	-	ns
t _{pDL}	Propagation Delay Time, Bus Dominant Input to RXD Low Output (Recessive to Dominant)	V _{STB} = 0 V, C _{L(RXD)} = 15 pF	-	90	-	ns
t _{R_R}	RXD Output Signal Rise Time (1)		-	20	-	ns
t _{R_F}	RXD Output Signal Fall Time (1)		-	20	-	ns
tPROP_TXDL-RXDL	Total loop delay, driver input (TXD) low to receiver output (RXD) low, recessive to dominant ⁽¹⁾	Normal mode, $R_L = 60 \Omega$, $C_L =$	-	110	220	ns
tprop_txdh- RXDH)	Total loop delay, driver input (TXD) high to receiver output (RXD) high, dominant to recessive ⁽¹⁾	Normal mode, $R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{L(RXD)} = 15 \text{ pF}$,	-	140	220	ns
FD Timing	Parameters					
t _{BIT_BUS}	Bit time on CAN bus output pins with $t_{BIT_TXD} = 500 \text{ ns}^{(1)}$	V_{STB} = Vcc, R_L = 60 Ω ,	435	-	530	ns
	Bit time on CAN bus output pins with $t_{BIT_TXD} = 200 \text{ ns}^{(1)}$	$C_L = 100 \text{ pF},$ $C_{L(RXD)} = 15 \text{ pF},$	155	-	210	ns
t _{BIT_RXD}	Bit time on RXD output pins with $t_{BIT_TXD} = 500 \text{ ns}$	Δt _{REC} = t _{BIT_RXD} - t _{BIT_BUS}	400	-	550	ns



	Parameter	Test Conditions	Min	Тур	Max	Unit
	Bit time on RXD output pins with $t_{BIT_TXD} = 200 \text{ ns}$		120	-	220	ns
	Receiver timing symmetry with $t_{BIT_TXD} = 500 \text{ ns}^{(1)}$		-65	-	40	ns
Δt _{REC}	Receiver timing symmetry with t _{BIT_TXD} = 200 ns ⁽¹⁾		-45	-	15	ns
Device Tin	ning Parameters					
t _{UV_DET}	Undervoltage detection time (1)		100	-	350	ms
tuv_rec	Undervoltage recovery time (1)		1	-	5	ms
t _{TXD_DTO}	TXD dominant time-out time	Normal mode, $R_L = 60 \Omega$, $C_L =$ open, $V_{TXD} = 0 V$	0.4	-	4	ms
t _{BUS_DTO}	Bus dominant time-out time	Normal mode	0.4	-	4	ms
t _{d_MODE}	Issue goes to sleep command to enter sleep mode delay time		20	35	50	μs
tbus_wake_	Bus dominant wake-up time	Standby or Sleep mode	0.5	1.5	3	μs
t _{BUS_WAKE_}	Bus recessive wake-up time	Standby or Sleep mode	0.5	1.5	3	μs
t _{WAKE_TO}	Bus wake-up time-out time		0.5	-	2	ms
t _{WAKE}	Wake up time		20	-	55	μs

⁽¹⁾ The test data is based on bench test and design simulation.



Parameter Measurement Information

Test Circuit




Figure 1. CAN Transceiver Timing Parameter Test Circuit




Figure 2. CAN Transceiver Driver Symmetry Test Circuit



Parameter Diagram




Figure 3. CAN Transceiver Timing Diagram




Figure 4. CAN FD Timing Parameter Diagram




Figure 5. Wake-up Timing Diagram



Detailed Description

Overview

The TPT1043 is a CAN transceiver that meets the ISO11898 High Speed CAN (Controller Area Network) physical layer standard. The device is designed to be used in CAN FD networks up to 5 Mbps, with enhanced timing margin and higher data rates in long and highly loaded networks. As designed, the device features a -30-V to +30-V common-mode range, CAN-Bus fault protection ranges from -70 V to +70 V, with over-voltage protection and over-temperature shutdown. TPT1043 has an I/O power supply for interface I/O to connect to microcontrollers with supply voltages ranging from 2.8 V to 5.5 V. The device, coming with the standby mode, is also waked up from the CAN BUS. The ultra-low power management controls the Electronic Control Unit (ECU) in standby and sleep modes. The power supply is enabled by INH interface through the local and remote waking up with wake-up source recognition. The device includes many protection features to enhance device and network robustness.

Functional Block Diagram




Figure 6. Functional Block Diagram



Feature Description

Table 2. Driver Function Table

Davisa Mada	Inputs	Outputs		Duite on DUC Ctata	
Device Mode	TXD	CANH	CANL	Driven BUS State	
Name	L	Н	L	Dominant	
Normal	H or Open	Z	Z	Bus biased to VCC/2	
Silent	X	Z	Z	Bus biased to VCC/2	
Standby	X	Z	Z	Bus biased to GND	
Go-to-Sleep	X	Z	Z	Bus biased to GND	
Sleep	X	Z	Z	Bus biased to GND	

Table 3. Receiver Function Table

Device Mode	CAN Differential Inputs VID = VCANH – VCANL	BUS State	RXD Terminal
	$V_{ID} \ge V_{IT+(MAX)}$	Dominant	L
Name at an Otan allow	$V_{IT-(MIN)} < V_{ID} < V_{IT+(MAX)}$	Indeterminate	Indeterminate
Normal or Standby	$V_{ID} \leq V_{IT-(MIN)}$	Recessive	Н
	Open (V _{ID} ≈ 0 V)	Open	Н

Device Operating Modes

The device has 5 operating modes: normal mode, standby mode, silent mode, go-to-sleep mode, and sleep mode. Operating mode selection is made via the EN pin and the STB_N pin and wake-up events when the power supply is valid.






Figure 7. Mode Transition State Diagram

Normal Mode

This is the normal operating mode of the device. In the normal mode, the CAN driver and receiver block are fully operational. The transceiver will transmit and receive data via the bus lines CANH and CANL. The driver translates the digital input data on the TXD pin to differential analog output on the CAN bus. The receiver translates the differential analog data on the CAN bus to digital data output to the RXD pin. The slopes of the CAN bus output signals are controlled by an internal circuit that optimized the Electro Magnetic Emission (EME) performance. The CAN bus pin is biased to the 1/2 VCC voltage. The INH pin is active to enable the voltage regulated controlled by the INH pin.

Silent Mode

This is the listen-only mode and receive-only mode of the device. In the silent mode, the driver is disabled, releasing the bus pins to a recessive state. All other blocks, including the receiver, continue to operate in the normal mode. The silent mode can be used to prevent a faulty CAN controller from disrupting CAN bus network communications. The CAN bus pin is biased to the 1/2 VCC voltage. The INH pin is active to enable the voltage regulated controlled by the INH pin.



Standby Mode

This is the first level of the low-power mode. In the standby mode, the driver and receiver of the CAN transceiver are disabled, and the device is unable to transmit or receive data. The low-power receiver is monitoring bus activity for valid wake-up requirements. The CAN bus pin is biased to the ground. The INH pin is active to enable the voltage regulator controlled by the INH pin. The pins RXD will reflect active wake-up requests as that V_{IO} and V_{BAT} are powered.

Go-to-Sleep Mode

This is the transitional mode between any mode and sleep mode. In the go-to-sleep mode, the driver and receiver of CAN transceiver are disabled, and the device is unable to transmit or receive data. The device will transition to sleep mode and the INH pin floating if the device is in the go-to sleep mode longer than t_{d_MODE} . The device will not enter sleep mode if the wake flag is set.

Sleep Mode

This is the second level of low-power mode as well as the lowest power mode. In the sleep mode, the driver and receiver of the CAN transceiver are disabled, and the device is unable to transmit or receive data, the low-power receiver is monitoring bus activity for valid wake-up requirements. The CAN bus pin is biased to the ground. The INH pin is floating to disable the voltage regulator controlled by the INH pin for additional system-level power saving. The EN and STB_N pins can be used to change modes.

Internal Flags

The TPT1043 has 7 Internal flags to support system diagnosis, 5 of these flags can output via ERR_N to allow the MCU to determine the status of the device and the system.

Table 4. Internal flags via ERR_N

Internal Flag	Description	Available on ERR_N	Flag is cleared
UV _{NOM}	$\mbox{UV}_{\mbox{\scriptsize NOM}}$ is the $\mbox{V}_{\mbox{\scriptsize CC}}$ and $\mbox{V}_{\mbox{\scriptsize IO}}$ undervoltage detection flag	No	Setting the Pwon or Wake flags, by a LOW-to-HIGH transition on STB_N or when both V _{IO} and V _{CC} have recovered.
UV _{BAT}	UV _{BAT} is the V _{BAT} undervoltage detection flag	No	V _{BAT} recovered
Pwon	P_{WON} is the V_{BAT} power-on flag	In silent mode	Entering normal mode
Wake	The Wake flag is set when the transceiver detects a local or remote wake-up request.	In standby mode, go-to-sleep mode, and sleep mode	Entering normal mode or by setting the UV _{NOM} flag
Wake-up source	Wake-up source recognition is provided via the wake-up source flag, which is set when the wake flag is set by a local wake-up request via the wake pin.	In normal mode	Leaving normal mode



Internal Flag	Description	Available on ERR_N	Flag is cleared
Bus failure	The bus failure flag is set if the transceiver detects a bus line short-circuit condition to VBAT, V CC or, GND during four consecutive dominant-recessive cycles on pin TXD, while trying to drive the bus lines dominant.	In normal mode	Re-entering normal mode or by setting the P _{WON} flag
Local failure	The four local failure events will cause the local failure flag to be set: TXD dominant clamping, TXD-to-RXD short circuit, bus dominant clamping, and an overtemperature event.	In silent mode	Entering the normal mode or when RXD is dominant while TXD is recessive or by setting the P _{WON} flag

Remote Wake-up

A dedicated wake-up pattern (ISO11898-2:2016) wakes up the TPT1043 from standby mode or sleep mode, this filtering prevents the device from being woken up by noise or spikes on the bus.

The wake-up pattern consists of the following:

- · a dominant phase of at least t wake (busdom) followed by
- · a recessive phase of at least t wake (busrec) followed by
- a dominant phase of at least twake (busdom)

The complete wake-up pattern must be received within $t_{to_wake_bus}$, otherwise the wake-up logic will be reset to wait for the next valid wake-up pattern.

Device Local Faults

TXD Dominant Time-out

The device is featured with the TXD dominant time-out detection function. This function prevents a permanent low on the TXD pin, resulting in the CAN bus being driven into permanent dominant, which will cause the CAN bus network communication blocked. If the TXD remains low for longer than t_{TXD_DTO} , the transmitter will be disabled until the fault flag has been cleared.

TXD Shorted to RXD Detection

The device is featured with the function of a short circuit between TXD and RXD detection. This function prevents the CAN bus from being locked in permanent dominance, which will result in the CAN bus network communication blocked. The transmitter will be disabled until the fault flag has been cleared.

Bus Dominant Time-out

The device features the Bus dominant time-out detection function. This function prevents the CAN bus from being locked in permanent dominance, which will result in the CAN bus network communication blocked. The fault flag is set if the CAN bus remains dominant for longer than t_{BUS} _{DTO}, and is released as soon as the bus returns to recessive.



Under-Voltage Lockout (UVLO)

The device integrates an under-voltage detect and lockout circuit of the supply terminal to keep the device in the protected mode if the supply voltage drops below the threshold until the supply voltage is higher than the UVLO threshold. This protects the device and system during under-voltage events on supply terminals.

Over-Temperature Protection (OTP)

The device integrates over-temperature protection circuit to prevent the device from over-heated induced damage. When the junction temperature is higher than the over-temperature protection threshold T_{OTP} , the device will shut down until the junction temperature T_J drops below the recovery threshold.



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPT1043 device is a CAN transceiver to support CAN FD function up to 5 Mbps, with BUS protection voltage from -70 V to +70 V, over-temperature shutdown, and a -30 V to +30 V common-mode range. The VIO of TPT1043 can support the voltage level of TXD and RXD from 2.8 V to 5.5 V, and V_{BAT} is from battery power supply. The following sections show a typical application of the TPT1043.

Typical Application

Figure 8 shows the typical application schematic of the TPT1043.






Figure 8. Typical Application Circuit



Tape and Reel Information






Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPT1043Q- SO2R-S	SOP14	330	20.4	6.6	9.3	2.1	8.0	16	Q1
TPT1043Q- DFKR-S	DFN4.5X3-14L	330	16.8	3.3	4.8	1.15	8.0	12	Q1




Package Outline Dimensions

SOP14





DFN4.5X3-14





Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPT1043Q-SO2R-S	−40 to 125°C	SOP14	1043Q	MSL1	Tape and Reel, 2500	Green
TPT1043Q-DFKR-S	−40 to 125°C	DFN4.5X3-14	1043Q	MSL1	Tape and Reel, 4000	Green

⁽¹⁾ MSL will be updated depending on qualification report.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2023. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

单击下面可查看定价,库存,交付和生命周期等信息

>>3PEAK(思瑞浦)