

Features

- Input Voltage Range: 2.4 V to 5.5 V
- Output Voltage Options:
 - ◆ Fixed Voltage: 1.2 V, 1.8 V, 2.5 V, 2.8 V, 3 V, 3.3 V
 - ◆ Adjustable Voltage: 0.8 V to 5 V
- High Output Accuracy:
 - ◆ $\pm 1\%$ Typical Under Room Temperature
 - ◆ $\pm 2\%$ Through Operating Conditions
- Maximum Output Current: 300 mA
- Low Dropout Voltage: 200 mV at 300 mA
- Low Quiescent Current and Shutdown Current
- Foldback Current Limit and Thermal Protection
- Stable with 2.2 μF Ceramic Capacitor
- Soft-start Limits Input Current Surge During Enable
- Thermal Shutdown Protection
- Operating Temperature Range: -40°C to $+85^{\circ}\text{C}$
- Package options: SOT23-5, 1 \times 1 DFN-4

Applications

- Handheld Devices with Battery Power Supply
- POS
- Surveillance Cameras
- Wireless and IoT modules



Description

The TPL730 series products are high performance and low dropout linear regulators. The TPL730 series products support maximum 300 mA output current with low quiescent current and high PSRR. The TPL730 series products is stable with ceramic output capacitor from 2.2 μF to 10 μF .

The TPL730 series products have a high PSRR with 60 dB at 1 KHz. This feature makes TPL730 series products very suitable for power-sensitive applications with high noise from previous stage power supply. As low as 49 μA quiescent current and only 20 nA shutdown current makes the TPL730 series products ideal choices for portable devices with battery power supply. Current-limit foldback and thermal overload protection circuits improves the reliability under heavy load conditions.

The TPL730 series products provide several output voltage version options including fixed version and adjustable version with $\pm 2\%$ output voltage accuracy over operating conditions. The TPL730 series products are guaranteed over operating temperature range from -40°C to $+85^{\circ}\text{C}$.

Typical Application Schematic



Product Family Table

Part Number	Output Voltage	Order Number	Package	Transport Media, Quantity	MSL	Marking Information
TPL730ADJ	Adjustable (0.8 V ~ 5 V)	TPL730ADJ-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6A
TPL730F12	Fixed 1.2 V	TPL730F12-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6D
TPL730F18	Fixed 1.8 V	TPL730F18-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6F
TPL730F25	Fixed 2.5 V	TPL730F25-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6G
TPL730F28	Fixed 2.8 V	TPL730F28-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6H
TPL730F30	Fixed 3.0 V	TPL730F30-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6I
TPL730F33	Fixed 3.3 V	TPL730F33-5TR	SOT23-5	Tape and Reel, 3,000	L3	L6J
TPL730F12	Fixed 1.2 V	TPL730F12-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6D
TPL730F18	Fixed 1.8 V	TPL730F18-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6F
TPL730F25	Fixed 2.5 V	TPL730F25-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6G
TPL730F28	Fixed 2.8 V	TPL730F28-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6H
TPL730F30	Fixed 3.0 V	TPL730F30-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6I
TPL730F33	Fixed 3.3 V	TPL730F33-FR	1×1 DFN-4	Tape and Reel, 3,000	L3	L6J



Table of Contents

Features	1
Applications	1
Description	1
Typical Application Schematic	1
Product Family Table	2
Table of Contents	3
Revision History	4
Pin Configuration and Functions	5
Specifications	6
Absolute Maximum Ratings ^{(1) (2)}	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	6
Electrical Characteristics	7
Typical Performance Characteristics	9
Detailed Description	11
Overview	11
Functional Block Diagram	11
Feature Description	12
Application and Implementation	13
Application Information	13
Typical Application	13
Layout Requirements	14
Package Outline Dimensions	15
SOT23-5	15
1×1 DFN-4	16

Revision History

Date	Revision	Notes
2018/9/18	Rev.Pre	Preliminary Version
2018/11/26	Rev.A.0	Initial Release

Pin Configuration and Functions



Pin Functions

Name	Pin Number		I/O	Description
	SOT23-5	DFN-4		
IN	1	4	I	Input voltage pin. Bypass IN to GND with a 1 μ F or greater capacitor.
OUT	5	1	O	Regulated output voltage pin. Bypass OUT to GND with a 2.2 μ F or greater capacitor.
EN	3	3	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to IN directly.
GND	2	2	-	Ground reference pin. Connect GND pin to PCB ground plane directly.
NC	4	-	-	No connection.
FB	4	-	I	Output feedback pin (Adjustable version only). Connect to a resistor divider to adjust the output voltage.

Note: Thermal pad must be connected to PCB ground plane to maximum the thermal performance.

Specifications

Absolute Maximum Ratings ⁽¹⁾ ⁽²⁾

Parameters		Min	Max	Unit
V _{IN} , V _{EN}	Input Voltage	-0.3	6	V
V _{OUT}	Output Voltage	-0.3	6	V
V _{FB}	Feedback Voltage (Adjustable version only)	-0.3	6	V
T _J	Maximum Junction Temperature	-40	125	°C
T _A	Operating Temperature Range	-40	85	°C
T _{STG}	Storage Temperature Range	-65	150	°C
T _L	Lead Temperature (Soldering 10 sec)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) All voltage values are with respect to GND.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001	±8	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002	±2	kV

Recommended Operating Conditions

Parameters		Min	Max	Unit
V _{IN}	Input Voltage	2.4	5.5	V
V _{EN}	Enable Voltage	0	V _{IN}	V
V _{OUT}	Output Voltage	0	5	V
V _{FB}	Feedback Voltage (Adjustable version only)	0	V _{OUT}	V
I _{OUT}	Output Current	0	300	mA

Thermal Information

Package Type	θ _{JA}	θ _{JC}	Unit
SOT23-5	280	62	°C/W
1×1 DFN-4	210	110	°C/W

Electrical Characteristics

All test condition: $V_{IN} = V_{OUT(NOM)} + 0.5V$ or $2.4 V$, whichever is greater; $C_{OUT} = 2.2 \mu F$, $T_A = +25^\circ C$, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
Supply Input Voltage and Current							
V_{IN}	Input voltage range		2.4		5.5	V	
I_{GND}	Ground pin current	$I_{OUT} = 0 \text{ mA}$		49		μA	
		$I_{OUT} = 100 \text{ mA}$		200		μA	
I_{SHDN}	Shutdown current	EN = GND		20		nA	
UVLO	V_{IN} under-voltage lock out	V_{IN} rising		1.9		V	
		Hysteresis		200		mV	
Enable Input Voltage and Current							
$V_{IH(EN)}$	EN logic-input high level (enable)		1.2		V_{IN}	V	
$V_{IL(EN)}$	EN logic-input low level (disable)		0		0.4	V	
I_{EN}	EN pin leakage current	EN = 5V		1		μA	
Regulated Output Voltage and Current							
V_{OUT}	Output voltage accuracy	$T_J = +25^\circ C$		1%			
		$-40^\circ C \leq T_J \leq +125^\circ C$	-2%		2%		
V_{FB}	Feedback pin voltage	ADJ version only	0.784	0.8	0.816	V	
ΔV_{OUT}	Line regulation	$V_{IN} = 2.4V$ or $V_{OUT(NOM)} + 0.5 V$ to $5.5 V$, $I_{OUT} = 1 \text{ mA}$		1	5	mV	
	Load regulation	$I_{OUT} = 1 \text{ mA}$ to 300 mA		20		mV	
$V_{DO}^{(1)}$	Dropout voltage	$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 100 \text{ mA}$		75		mV	
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 300 \text{ mA}$		200	250	mV	
I_{OUT}	Output current	V_{OUT} in regulation	0		300	mA	
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	350	1000	1400	mA	
PSRR	Power supply rejection ratio (fixed version)	$I_{OUT} = 100 \text{ mA}$, $f = 1 \text{ kHz}$		60		dB	
		$I_{OUT} = 100 \text{ mA}$, $f = 100 \text{ kHz}$		40		dB	
		$I_{OUT} = 100 \text{ mA}$, $f = 1 \text{ MHz}$		40		dB	
	Power supply rejection ratio (ADJ version)	$I_{OUT} = 100 \text{ mA}$, $f = 1 \text{ kHz}$, $C_{BP} = 100 \text{ nF}$			65		dB
		$I_{OUT} = 100 \text{ mA}$, $f = 100 \text{ kHz}$, $C_{BP} = 100 \text{ nF}$			60		dB
		$I_{OUT} = 100 \text{ mA}$, $f = 1 \text{ MHz}$, $C_{BP} = 100 \text{ nF}$			45		dB
V_N	Output noise voltage (fixed version)	$I_{OUT} = 100 \text{ mA}$, BW = 100Hz to 80 kHz		130		μV_{RMS}	
	Output noise voltage (ADJ version)	$I_{OUT} = 100 \text{ mA}$, BW = 100Hz to 80 kHz, $C_{BP} = 100 \text{ nF}$		40		μV_{RMS}	

***Note:** (1) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to: $V_{IN} - V_{DROPOUT}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Regulated Output Voltage and Current						
$t_{STR}^{(2)}$	Start-up time (fixed version)	$I_{OUT} = 500 \text{ mA}$, $C_{OUT} = 2.2 \text{ }\mu\text{F}$		150		μs
	Start-up time (ADJ version)	$I_{OUT} = 500 \text{ mA}$, $C_{OUT} = 2.2 \text{ }\mu\text{F}$, $C_{BP} = 100 \text{ nF}$		15		ms
Temperature Range						
T_{SD}	Thermal shutdown temperature			170		$^{\circ}\text{C}$
	Thermal shutdown hysteresis			30		$^{\circ}\text{C}$

***Note:** (2) Start-up time from EN assertion to $0.98 \times V_{OUT(NOM)}$.

Typical Performance Characteristics

All test condition: $V_{IN} = V_{OUT(NOM)} + 0.5V$ or $2.4V$, whichever is greater; $C_{OUT} = 2.2 \mu F$, $T_A = +25^\circ C$, unless otherwise noted.




Figure 1 Quiescent Current vs Output Current




Figure 2 Quiescent Current vs Supply Voltage




Figure 3 Shutdown Current vs Ambient Temperature




Figure 4 Dropout Voltage vs Output Current




Figure 5 Output Accuracy vs Ambient Temperature




Figure 6 Output Voltage vs Supply Voltage

Typical Performance Characteristics (continued)

Test condition: $V_{IN} = V_{OUT(NOM)} + 0.5V$ or $2.4 V$, whichever is greater; $C_{OUT} = 2.2 \mu F$, $T_A = +25^\circ C$, unless otherwise noted.




Figure 7. Line Regulation




Figure 8. Load Regulation




Figure 9. Foldback Current Limit





Figure 10. PSRR

Detailed Description


Overview

The TPL730 devices products are 300 mA high PSRR, low-dropout linear regulators with very low quiescent current. These voltage regulators operate from 2.4 V to 5.5 V and consume 49 μ A of quiescent current at no load and only 20 nA when in shutdown mode. The TPL730 series are available in fixed voltage versions of 1.2 V, 1.8 V, 2.5 V, 2.8 V, 3 V and 3.3 V, and also adjustable voltage version of 0.8 V to 5 V with $\pm 2\%$ output voltage accuracy over operating conditions.

Functional Block Diagram



TPL730 Series Fixed Output Version



TPL730 Series Adjustable Output Version

Feature Description

Enable

The enable pin (EN) is active high. Connect this pin to the GPIO of an external processor or digital logic control circuit to enable and disable the device. Or connect this pin to the IN pin for self-bias applications.

Under-voltage Lockout (UVLO)

The TPL730 series use an under voltage lockout circuit (UVLO = 1.9 V) to keep the output shut off until the internal circuitry operates properly.

Regulated Output Voltage

The TPL730 series are available in fixed voltage versions of 1.2 V, 1.8 V, 2.5 V, 2.8 V, 3 V and 3.3 V. When the input voltage is higher than $V_{OUT(NOM)} + V_{DO}$ or 2.4V, output pin is the regulated output based on the selected voltage version. When the input voltage falls below $V_{OUT(NOM)} + V_{DO}$ or 2.4V, output pin tracks the input voltage minus the dropout voltage based on the load current. When the input voltage drops below UVLO threshold, the output keeps shut off.

Adjustable Output Voltage

The TPL730 series are also available in adjustable voltage versions of 0.8 V to 5 V by selecting suitable external resistor dividers. Use [Equation 1](#) to calculate the output voltage ($V_{FB} = 0.8$ V). Suggest select resistor value of (R1 + R2) between 10 k Ω and 100 k Ω .

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2} \right) \quad (1)$$

Current Limit

The TPL730 series integrate an internal foldback current limit that helps to protect the regulator during fault conditions. When the output is shorted, the LDO supplies a typical current of 100 mA. Output voltage is not regulated when the device is in current limit, and is $V_{OUT} = I_{CL} \times R_{LOAD}$.

Thermal Shutdown

During normal operation, LDO junction temperature should not exceed 125°C. When the junction temperature exceeds the thermal shutdown threshold, the LDO shut down the output immediately. Until when the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the output turns on again.

Application and Implementation

NOTE

Information in the following applications sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPL730 devices are a series of 300 mA high PSRR, low-dropout linear regulator with low quiescent current. The following application schematic shows a typical usage of the TPL730 series.

Typical Application

Figure 13 and Figure 14 show the typical application schematic of the TPL730 series.




Figure 11 TPL730 Fixed Output Voltage




Figure 12 TPL730 Adjustable Output Voltage

Input Capacitor and Output Capacitor

3PEAK recommends adding a 1 μF or greater capacitor with a 0.1 μF bypass capacitor in parallel at IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL730 series requires an output capacitor with a minimum effective capacitance value of 2.2 μF . 3PEAK recommends selecting a X5R- or X7R-type ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

Power Dissipation

During normal operation, LDO junction temperature should not exceed 125°C. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using [Equation 2](#).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \quad (2)$$

The junction temperature can be estimated using [Equation 3](#). θ_{JA} is the junction-to-ambient thermal resistance (See Section [Thermal Information](#)).


$$T_J = T_A + P_D \times \theta_{JA} \quad (3)$$

Layout Requirements

- Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- It is recommended to bypass the input pin to ground with a 0.1 μ F bypass capacitor. The loop area formed by the bypass capacitor connection, IN pin and the GND pin of the system must be as small as possible.
- It is recommended to use wide trace lengths or thick copper weight to minimize I×R drop and heat dissipation.


Package Outline Dimensions

SOT23-5



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950 TYP		0.037 TYP	
e1	1.800	2.000	0.071	0.079
L	0.700 REF		0.028 REF	
L1	0.300	0.460	0.012	0.024
θ	0°	8°	0°	8°

1x1 DFN-4



3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.

单击下面可查看定价，库存，交付和生命周期等信息

[>>3PEAK\(思瑞浦\)](#)