

Features

- Typical 1.4 μ A Ultra-low Quiescent Current
- Input Voltage Range: 2.4 V to 6 V
- Output Voltage Options:
 - Fixed: 1 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3 V, 3.3 V, 3.6 V
- $\pm 1\%$ Output Voltage Accuracy under Room Temperature
- Maximum Output Current: 200 mA
- Low Shutdown Current
- Low Dropout Voltage: 170 mV at 200 mA
- Current Limit and Thermal Protection
- Stable with 2.2 μ F Ceramic Capacitor
- Active Output Discharge While Disable
- Soft-start Limits Input Current Surge During Enable
- Junction Temperature Range: -40°C to $+125^{\circ}\text{C}$
- Packages: SOT23-3, SOT23-5, and DFN1x1-4

Applications

- Handheld Devices with Battery Power Supply
- Portable Devices with Battery Power Supply
- Wearable Application, Bluetooth Headsets
- Wireless and IoT modules
- Personal Electronics, Personal Healthcare


Description

The TPL710 series products are CMOS process low Iq linear regulators with enable control function. The TPL710 series products support a maximum 200mA output current, with typically only a 1.4- μ A ultra-low quiescent current. TPL710 series products are stable with low-ESR small ceramic output capacitors from 2.2 μ F to 10 μ F.


The TPL710 series products have fast response performance when the load current dynamic drops or raises, especially for the load-current dynamic from some heavy load. The TPL710 series products have a current limit and thermal protection, which improves TPL710 series products with high reliability.

The TPL710 series products have a fixed output voltage range from 1 V to 3.6 V with $\pm 1\%$ output voltage accuracy, line regulation, and load regulation under room temperature. The TPL710 series products are guaranteed over the junction temperature range of -40°C to $+125^{\circ}\text{C}$. The TPL710 series products are available in the SOT23-3 package, SOT23-5 package, and DFN1x1-4 package.

Typical Application Schematic



TPL710 Series without Enable Pin



TPL710 Series with Enable Pin

Product Family Table

Order Number	Output Voltage (V)	Package
TPL710F10-3TR	Fixed 1.0 V	SOT23-3
TPL710F12-3TR	Fixed 1.2 V	SOT23-3
TPL710F15-3TR	Fixed 1.5 V	SOT23-3
TPL710F18-3TR	Fixed 1.8 V	SOT23-3
TPL710F25-3TR	Fixed 2.5 V	SOT23-3
TPL710F28-3TR	Fixed 2.8 V	SOT23-3
TPL710F30-3TR	Fixed 3.0 V	SOT23-3
TPL710F33-3TR	Fixed 3.3 V	SOT23-3
TPL710F36-3TR	Fixed 3.6 V	SOT23-3
TPL710F10-5TR	Fixed 1.0 V	SOT23-5
TPL710F12-5TR	Fixed 1.2 V	SOT23-5
TPL710F15-5TR	Fixed 1.5 V	SOT23-5
TPL710F18-5TR	Fixed 1.8 V	SOT23-5
TPL710F25-5TR	Fixed 2.5 V	SOT23-5
TPL710F28-5TR	Fixed 2.8 V	SOT23-5
TPL710F30-5TR	Fixed 3.0 V	SOT23-5
TPL710F33-5TR	Fixed 3.3 V	SOT23-5
TPL710F36-5TR	Fixed 3.6 V	SOT23-5
TPL710F10-FR	Fixed 1.0 V	DFN1x1-4
TPL710F12-FR	Fixed 1.2 V	DFN1x1-4
TPL710F15-FR	Fixed 1.5 V	DFN1x1-4
TPL710F18-FR	Fixed 1.8 V	DFN1x1-4
TPL710F25-FR	Fixed 2.5 V	DFN1x1-4
TPL710F28-FR	Fixed 2.8 V	DFN1x1-4
TPL710F30-FR	Fixed 3.0 V	DFN1x1-4
TPL710F33-FR	Fixed 3.3 V	DFN1x1-4
TPL710F36-FR	Fixed 3.6 V	DFN1x1-4


Table of Contents

Features	1
Applications	1
Description	1
Typical Application Schematic	1
Product Family Table	2
Revision History	4
Pin Configuration and Functions	5
Pin Functions.....	5
Specifications	6
Absolute Maximum Ratings.....	6
ESD, Electrostatic Discharge Protection	6
Recommended Operating Conditions	6
Thermal Information	6
Electrical Characteristics	7
Typical Performance Characteristics.....	9
Detailed Description	11
Overview.....	11
Functional Block Diagram	11
Feature Description	11
Application and Implementation	13
Application Information.....	13
Typical Application	13
Layout	14
Layout Guideline.....	14
Tape and Reel Information	15
Package Outline Dimensions	16
SOT23-3	16
SOT23-5	17
DFN1x1-4	18
Order Information	19

Revision History

Date	Revision	Notes
2018-09-08	Rev.Pre	Preliminary Version
2019-01-10	Rev.A.0	Initial Release
2019-08-30	Rev.A.1	Added 3.6 V Output Voltage Option
2020-12-31	Rev.A.2	1. Added Junction Temperature Range: -40°C to $+125^{\circ}\text{C}$ 2. Added IGND and ISHDN Data with Junction Temperature Range
2021-03-29	Rev.A.3	1. Changed the Pin 1 Orientation of the SOT23-3 package 2. Added Tape and Reel Information
2021-06-15	Rev.A.4	Added 1.5 V Output Voltage Option
2022-01-05	Rev.A.5	1. Removed Part Number in SOT89-3 Package 2. Removed Operating Temperature Range
2022-05-08	Rev.A.6	Corrected Tape and Reel Information

Pin Configuration and Functions



Pin Functions

Name	Pin			I/O	Description
	SOT23-3	SOT23-5	DFN-4		
EN	-	3	3	I	Regulator enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to IN directly.
GND	1	2	2	-	Ground reference pin. Connect GND pin to PCB ground plane directly.
IN	3	1	4	I	Input voltage pin. Bypass IN to GND with a 1 μ F or greater capacitor.
NC	-	4	-	-	No connection.
OUT	2	5	1	O	Regulated output voltage pin. Bypass OUT to GND with a 2.2 μ F or greater capacitor.

(1) Thermal pad must be connected to the PCB ground plane to maximize the thermal performance.

Specifications

Absolute Maximum Ratings

Parameter		Min	Max	Unit
V_{IN}, V_{EN}	Input Voltage	-0.3	6.5	V
V_{OUT}	Output Voltage	-0.3	6.5	V
T_J	Junction Temperature Range	-40	150	$^{\circ}$ C
T_{STG}	Storage Temperature Range	-65	150	$^{\circ}$ C
T_L	Lead Temperature (Soldering 10 sec)		260	$^{\circ}$ C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) All voltage values are with respect to GND.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 ⁽²⁾	± 1	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Max	Unit
V_{IN}	Input Voltage	2.4	6	V
V_{EN}	Enable Voltage	0	V_{IN}	V
V_{OUT}	Output Voltage	0	5	V
I_{OUT}	Output Current	0	200	mA
T_J	Operating Junction Temperature Range	-40	125	$^{\circ}$ C

Thermal Information

Package Type	θ_{JA}	θ_{JC}	Unit
SOT23-3	280	62	$^{\circ}$ C/W
SOT23-5	280	62	$^{\circ}$ C/W
DFN1x1-4	210	110	$^{\circ}$ C/W

Electrical Characteristics

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1$ V or 2.4 V, whichever is greater; $C_{OUT} = 2.2$ μ F, $T_A = +25^\circ$ C, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply Voltage and Current						
V_{IN}	Input voltage range		2.4		6	V
I_{GND}	Ground pin current	$I_{OUT} = 0$ mA, $-40^\circ\text{C} \leq T_J \leq +105^\circ\text{C}$		1.4	8	μ A
		$I_{OUT} = 0$ mA, $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$			30	μ A
		$V_{IN} = 5$ V, $I_{OUT} = 200$ mA		500		μ A
I_{SHDN}	Shutdown current	$EN = GND$, $-40^\circ\text{C} \leq T_J \leq +105^\circ\text{C}$		0.1	3	μ A
		$EN = GND$, $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$			5	μ A
UVLO	V_{IN} under-voltage lock-out	V_{IN} rising		1.8		V
		Hysteresis		200		mV
Enable Input Voltage and Current (4-/5-Pin Package Only)						
$V_{IH(EN)}$	EN logic-input high level (enable)		1.2		V_{IN}	V
$V_{IL(EN)}$	EN logic-input low level (disable)		0		0.4	V
I_{EN}	EN pin leakage current	$EN = V_{IN}$		20		nA
Regulated Output Voltage and Current						
V_{OUT}	Output voltage accuracy	$I_{OUT} = 30$ mA, $T_J = +25^\circ\text{C}$		1%		
		$I_{OUT} = 30$ mA, $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	-3%		3%	
ΔV_{OUT}	Line regulation	$V_{IN} = V_{OUT(NOM)} + 1$ V to 6 V, or $V_{IN} \geq 2.4$ V, $I_{OUT} = 1$ mA		3		mV
	Load regulation	$I_{OUT} = 1$ mA to 200 mA		40		mV
$V_{DO}^{(1)}$	Dropout voltage	$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 50$ mA		40		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 100$ mA		80		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$, $I_{OUT} = 200$ mA		170		mV
I_{OUT}	Output current	V_{OUT} in regulation	0		200	mA
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	300	560	800	mA
R_{DIS}	Output discharge resistance	$V_{IN} = V_{OUT(NOM)} + 1$ V, $EN = GND$		190		Ω
PSRR	Power supply rejection ratio	$I_{OUT} = 10$ mA, $f = 100$ Hz, $C_{OUT} = 2.2$ μ F		55		dB
		$I_{OUT} = 10$ mA, $f = 1$ kHz, $C_{OUT} = 2.2$ μ F		54		dB
		$I_{OUT} = 10$ mA, $f = 10$ kHz, $C_{OUT} = 2.2$ μ F		50		dB
		$I_{OUT} = 10$ mA, $f = 1$ MHz, $C_{OUT} = 2.2$ μ F		53		dB
V_N	Output noise voltage	$I_{OUT} = 10$ mA, $BW = 10$ Hz to 100 kHz		90		μ V _{RMS}
t_{STR}	Start-up time from EN assertion to $0.98 \times V_{OUT(NOM)}$	$I_{OUT} = 200$ mA, $C_{OUT} = 2.2$ μ F		680		μ s

(1) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to $V_{IN} - V_{DROPOUT}$.


Electrical Characteristics (Continued)

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$ or 2.4 V , whichever is greater; $C_{OUT} = 2.2\ \mu\text{F}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Temperature Range						
T_{SD}	Thermal shutdown temperature			165		$^\circ\text{C}$
	Thermal shutdown hysteresis			15		$^\circ\text{C}$


Typical Performance Characteristics

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1$ V or 2.4 V, whichever is greater; $C_{OUT} = 2.2 \mu$ F, $T_A = +25^\circ$ C, unless otherwise noted.




$V_{OUT} = 3.3$ V

Figure 1. Ground Current vs Output Current




$V_{OUT} = 3.3$ V

Figure 2. Quiescent Current vs Input Voltage




With Enable Pin

Figure 3. Shutdown Current vs Ambient Temperature




$V_{OUT} = 3.3$ V

Figure 4. Dropout Voltage vs Output Current



$V_{OUT} = 3.3$ V

Figure 5. Output Accuracy vs Ambient Temperature




$V_{OUT} = 3.3$ V

Figure 6. Output Voltage vs Input Voltage


Typical Performance Characteristics (Continued)

All test conditions: $V_{IN} = V_{OUT(NOM)} + 1$ V or 2.4 V, whichever is greater; $C_{OUT} = 2.2$ μ F, $T_A = +25^\circ$ C, unless otherwise noted.




$V_{OUT} = 3.3$ V

Figure 7. Line Regulation




$V_{OUT} = 3.3$ V

Figure 8. Load Regulation



$V_{OUT} = 3.3$ V

Figure 9. Current Limit



$V_{OUT} = 3.3$ V

$I_{OUT} = 10$ mA

$C_{OUT} = 2.2$ μ F


Figure 10. PSRR

Detailed Description


Overview

The TPL710 series products are CMOS process low I_q linear regulators with ultra-low quiescent power consumption. The TPL710 series products support a maximum 200mA output current, with typically only 1.4 μ A quiescent current. TPL710 series products are stable with a low-ESR small ceramic output capacitor from 2.2 μ F to 10 μ F. The TPL710 series products are available in fixed voltage versions of 1V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3 V, 3.3 V, and 3.6 V.

Functional Block Diagram



TPL710 Series without Enable Pin



TPL710 Series with Enable Pin

Feature Description

Enable (4-/5-Pin Package Only)

The enable pin (EN) is active high. Connect this pin to the GPIO of an external processor or digital logic control circuit to enable and disable the device. Or connect this pin to the IN pin for self-bias applications.

Under-voltage Lockout (UVLO)

The TPL710 series use an under-voltage lockout circuit (UVLO = 1.8 V) to keep the output shut off until the internal circuitry operates properly.

Regulated Output Voltage

The TPL710 series are available in fixed voltage versions of 1V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 2.8 V, 3 V, 3.3 V, and 3.6 V. When the input voltage is higher than $V_{OUT(NOM)} + V_{DO}$ or 2.4 V, the output pin is the regulated output based on the selected voltage version. When the input voltage falls below $V_{OUT(NOM)} + V_{DO}$ or 2.4 V, the output pin tracks the input voltage minus the dropout voltage based on the load current. When the input voltage drops below the UVLO threshold, the output keeps shutting off.

Current Limit

The TPL710 series integrate an internal current limit that helps to protect the regulator during fault conditions. When the output is overloaded or shorted to ground, the LDO supplies output current with limited value to prevent the regulator from being damaged. The output voltage is not regulated when the device is in current limit mode, and the value is $V_{OUT} = I_{CL} \times R_{LOAD}$.

Thermal Shutdown

During normal operation, LDO junction temperature should not exceed 125°C. When the junction temperature exceeds the thermal shutdown threshold, the LDO shut down the output immediately. Until when the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the output turns on again.

Application and Implementation

NOTE


Information in the following applications sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPL710 devices are a series of 200 mA high PSRR, low-dropout linear regulator with low quiescent current. The following application schematic shows a typical usage of the TPL710 series.

Typical Application

Figure 11 shows the typical application schematic of the TPL710 series.



(1) EN pin is only available in the 4-/5-pin package

Figure 11. TPL710 Series Application Schematic

Input Capacitor and Output Capacitor

3PEAK recommends adding a 1 μ F or greater capacitor with a 0.1 μ F bypass capacitor in parallel at IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL710 series requires an output capacitor with a minimum effective capacitance value of 1 μ F. 3PEAK recommends selecting an X5R- or X7R-type 2.2 μ F or larger ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

Power Dissipation

During normal operation, LDO junction temperature should not exceed 125°C. Using the below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using [Equation 1](#).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \quad (1)$$

The junction temperature can be estimated using [Equation 2](#). θ_{JA} is the junction-to-ambient thermal resistance (See Section [Thermal Information](#)).


$$T_J = T_A + P_D \times \theta_{JA} \quad (2)$$

Layout

Layout Guideline

- Both input capacitors and output capacitors must be placed as close to the device pins as possible.
- It is recommended to bypass the input pin to the ground with a 0.1 μ F bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin, and the GND pin of the system must be as small as possible.
- It is recommended to use wide trace lengths or thick copper weight to minimize I \times R drop and heat dissipation.

Tape and Reel Information




Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPL710Fxx-3TR	SOT23-3	180	13.1	3.18	3.28	1.32	4	8	Q3
TPL710Fxx-5TR	SOT23-5	180	13.1	3.2	3.2	1.4	4	8	Q3
TPL710F33-FR	DFN1x1-4	180	10	1.16	1.16	0.5	2	8	Q2
TPL710Fxx-FR ⁽¹⁾	DFN1x1-4	180	10	1.16	1.16	0.5	2	8	Q1

(1) Output voltage value, xx = 10 to 36, e.g., 36 means 3.6 V output voltage. **NOTE: 33 IS NOT INCLUDED**

Package Outline Dimensions


SOT23-3



SOT23-5

Package Outline Dimensions

S5T(SOT23-5-A)




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.050	1.250	0.041	0.049
A1	0.000	0.150	0.000	0.006
A2	1.000	1.200	0.039	0.047
b	0.280	0.500	0.011	0.020
c	0.100	0.230	0.004	0.009
D	2.820	3.020	0.111	0.119
E	2.600	3.000	0.102	0.118
E1	1.500	1.720	0.059	0.068
e	0.950 BSC		0.037 BSC	
L	0.300	0.600	0.012	0.024
θ	0	8°	0	8°

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

DFN1x1-4



Order Information

Order Number	Junction Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL710F10-3TR	-40 to 125°C	SOT23-3	L3C	MSL3	Tape and Reel, 3,000	Green
TPL710F12-3TR	-40 to 125°C	SOT23-3	L3D	MSL3	Tape and Reel, 3,000	Green
TPL710F15-3TR ⁽¹⁾	-40 to 125°C	SOT23-3	L3E	MSL3	Tape and Reel, 3,000	Green
TPL710F18-3TR	-40 to 125°C	SOT23-3	L3F	MSL3	Tape and Reel, 3,000	Green
TPL710F25-3TR	-40 to 125°C	SOT23-3	L3G	MSL3	Tape and Reel, 3,000	Green
TPL710F28-3TR	-40 to 125°C	SOT23-3	L3H	MSL3	Tape and Reel, 3,000	Green
TPL710F30-3TR	-40 to 125°C	SOT23-3	L3I	MSL3	Tape and Reel, 3,000	Green
TPL710F33-3TR	-40 to 125°C	SOT23-3	L3J	MSL3	Tape and Reel, 3,000	Green
TPL710F36-3TR ⁽¹⁾	-40 to 125°C	SOT23-3	L3K	MSL3	Tape and Reel, 3,000	Green
TPL710F10-5TR	-40 to 125°C	SOT23-5	L3C	MSL3	Tape and Reel, 3,000	Green
TPL710F12-5TR	-40 to 125°C	SOT23-5	L3D	MSL3	Tape and Reel, 3,000	Green
TPL710F15-5TR	-40 to 125°C	SOT23-5	L3E	MSL3	Tape and Reel, 3,000	Green
TPL710F18-5TR	-40 to 125°C	SOT23-5	L3F	MSL3	Tape and Reel, 3,000	Green
TPL710F25-5TR	-40 to 125°C	SOT23-5	L3G	MSL3	Tape and Reel, 3,000	Green
TPL710F28-5TR	-40 to 125°C	SOT23-5	L3H	MSL3	Tape and Reel, 3,000	Green
TPL710F30-5TR	-40 to 125°C	SOT23-5	L3I	MSL3	Tape and Reel, 3,000	Green
TPL710F33-5TR	-40 to 125°C	SOT23-5	L3J	MSL3	Tape and Reel, 3,000	Green
TPL710F36-5TR ⁽¹⁾	-40 to 125°C	SOT23-5	L3K	MSL3	Tape and Reel, 3,000	Green

(1) Future product, contact 3PEAK factory for more information and sample.

(2) Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

200 mA output, 1 μ A Ultra-Low Quiescent Current LDO

Order Number	Junction Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPL710F10-FR	-40 to 125°C	DFN1x1-4	L3C	MSL3	Tape and Reel, 12,000	Green
TPL710F12-FR	-40 to 125°C	DFN1x1-4	L3D	MSL3	Tape and Reel, 12,000	Green
TPL710F15-FR ⁽¹⁾	-40 to 125°C	DFN1x1-4	L3E	MSL3	Tape and Reel, 12,000	Green
TPL710F18-FR	-40 to 125°C	DFN1x1-4	L3F	MSL3	Tape and Reel, 12,000	Green
TPL710F25-FR	-40 to 125°C	DFN1x1-4	L3G	MSL3	Tape and Reel, 12,000	Green
TPL710F28-FR	-40 to 125°C	DFN1x1-4	L3H	MSL3	Tape and Reel, 12,000	Green
TPL710F30-FR	-40 to 125°C	DFN1x1-4	L3I	MSL3	Tape and Reel, 12,000	Green
TPL710F33-FR	-40 to 125°C	DFN1x1-4	L3J	MSL3	Tape and Reel, 12,000	Green
TPL710F36-FR ⁽¹⁾	-40 to 125°C	DFN1x1-4	L3K	MSL3	Tape and Reel, 12,000	Green

(1) Future product, contact 3PEAK factory for more information and sample.

(2) Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

 **3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.**

单击下面可查看定价，库存，交付和生命周期等信息

[>>3PEAK\(思瑞浦\)](#)