

Features

■ Down to 1.8V Supply Voltage: 1.8V to 5.5V

■ Low Supply Current: 40 µA per Channel

■ High-to-Low Propagation Delay: 120 ns

■ Internal Hysteresis Ensures Clean Switching

■ Offset Voltage: ± 3.5 mV Maximum

■ Offset Voltage Temperature Drift: 0.5 µV/°C

■ Input Bias Current: 6 pA Typical

■ Input Common-Mode Range Extends 200 mV

■ No Phase Reversal for Overdriven Inputs

■ Open-Drain Output for Maximum Flexibility

■ Green, Space-Saving SC70 Package Available

Applications

- Peak and Zero-crossing Detectors
- Threshold Detectors/Discriminators
- Sensing at Ground or Supply Line
- Logic Level Shifting or Translation
- Window Comparators
- IR Receivers
- Clock and Data Signal Restoration
- Telecom, Portable Communications
- Portable and Battery Powered Systems

Description


The 3PEAK INCORPORATED LMV331-393 are the most cost-effective solutions for applications where low-voltage operation, low power, space saving, and price are the primary specifications in circuit design for portable consumer products. The LMV331TP is the single-comparator, the LMV393TP is the dual, and both are open-drain output comparators for maximum flexibility.

The chips incorporate 3PEAK's proprietary and patented design techniques to achieve the ultimate combination of high-speed (120ns high-to-low propagation delay) and low power consuming (40µA current comparator). quiescent per comparators are optimized for low power 1.8V, greater single-supply applications with rail-to-rail input operation, and also operate with ±0.9V to ±2.75V dual supplies. The input commonmode voltage range extends 200mV below ground and 200mV above supply, allowing both ground and supply sensing. The internal input hysteresis eliminates output switching due to internal input noise voltage, reducing current draw.

The LMV331 single comparator is available in tiny SC70 package for space-conservative designs. All chips are specified for the temperature range of -40°C to +85°C.

♣ 3PEAK and the 3PEAK logo are registered trademarks of 3PEAK INCORPORATED. All other trademarks are the property of their respective owners.

Pin Configuration (Top View)



Related Products

DEVICE	DESCRIPTION
TP1951/TP1951N /TP1952/TP1954	Fast 30ns, Low Power, Internal Hysteresis, ± 3 mV Maximum V _{OS} , $-$ 0.2V to V _{DD} + 0.2V RRI, Push-Pull (CMOS/TTL) Output Comparators
TP1955/TP1955N /TP1956/TP1958	Fast 30ns, Low Power, Internal Hysteresis, ± 3 mV Maximum V _{OS} , $-$ 0.2V to V _{DD} + 0.2V RRI, Open-Drain Output Comparators
TP1931 /TP1932/TP1934	950ns, 3µA, 1.8V, ±2.5mV V _{OS-MAX} , Internal Hysteresis, RRI, Push-Pull Output Comparators
TP1935 /TP1936/TP1938	950ns, 3µA, 1.8V, ±2.5mV V _{OS-MAX} , Internal Hysteresis, RRI, Open-Drain Comparators
TP2011 /TP2012/TP2014	Ultra-low 200nA, 13µs, 1.6V, ±2mV V _{OS-MAX} , Internal Hysteresis, RRI, Push-Pull (CMOS/TTL) Output Comparators
TP2015 /TP2016/TP2018	Ultra-low 200nA, 13µs, 1.6V, ±2mV V _{OS-MAX} , Internal Hysteresis, RRI, Open-Drain Output Comparators

Order Information

Model Name	Order Number	Package	Transport Media, Quantity	Marking Information
LMV331TP	LMV331TP-TR	5-Pin SOT23	Tape and Reel, 3000	CA4YW (1)
LIVIVOSTITI	LMV331TP-CR	5-Pin SC70	Tape and Reel, 3000	CB4YW (1)
LMV331TPU	LMV331TPU-TR	5-Pin SOT23	Tape and Reel, 3000	CI4YW (1)
	LMV393TP-SR	8-Pin SOIC	Tape and Reel, 4000	C46S
LMV393TP	LMV393TP-VR	8-Pin MSOP	Tape and Reel, 3000	C46V
LINIVS931F	LMV393TP-TR	8-Pin TSSOP	Tape and Reel, 3000	C46T
	LMV393TP-DR	8-Pin DIP	Tape and Reel, 3000	C46D

Note (1): 'YW' is date coding scheme. 'Y' stands for calendar year, and 'W' stands for single workweek coding scheme.

Absolute Maximum Ratings Note 1

Supply Voltage: V ⁺ – V ⁻ 6.0V	Operating Temperature Range40°C to 85°C
Input Voltage V ⁻ – 0.3 to V ⁺ + 0.3	Maximum Junction Temperature 150°C
Input Current: +IN, -IN, Note 2±10mA	Storage Temperature Range65°C to 150°C
Output Current: OUT±45mA	Lead Temperature (Soldering, 10 sec) 260°C
Output Short-Circuit Duration Note 3 Indefinite	

- **Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
- **Note 2:** The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.
- **Note 3**: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
НВМ	Human Body Model ESD	MIL-STD-883H Method 3015.8	8	kV
CDM	Charged Device Model ESD	JEDEC-EIA/JESD22-C101E	2	kV

Electrical Characteristics

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 27^{\circ}C$. $V_{DD} = +1.8V$ to +5.5V, $V_{IN+} = V_{DD}$, $V_{IN-} = 1.2V$, $R_{PU} = 10k\Omega$, $C_L = 15pF$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{DD}	Supply Voltage		•	1.8		5.5	V
Vos	Input Offset Voltage Note 1	V _{CM} = 1.2V	•	-3.5	±0.6	+3.5	mV
Vos TC	Input Offset Voltage Drift Note 1	V _{CM} = 1.2V	•		0.5		μV/°C
V _{HYST}	Input Hysteresis Voltage Note 1	V _{CM} = 1.2V	•	3	6	9	mV
V _{HYST} TC	Input Hysteresis Voltage Drift Note 1	V _{CM} = 1.2V	•		20		μV/°C
lΒ	Input Bias Current	V _{CM} = 1.2V			6		pА
los	Input Offset Current				4		pА
R _{IN}	Input Resistance				> 100		GΩ
Cin	Input Capacitance	Differential Common Mode			2 4		pF
CMRR	Common Mode Rejection Ratio	V _{CM} = V _{SS} to V _{DD}	•	50	70		dB
V _{CM}	Common-mode Input Voltage Range		•	V 0.2		V+ + 0.2	٧
PSRR	Power Supply Rejection Ratio		•	60	75		dB
VoH	High-Level Output Voltage	Ι _Ο υτ=-1mA	•	V+ - 0.3			V
VoL	Low-Level Output Voltage	Ιουτ=1mA	•			V- + 0.3	V
Isc	Output Short-Circuit Current	Sink or source current			25		mA
ΙQ	Quiescent Current per Comparator				40	70	μΑ
t_R	Rising Time				5		ns
t _F	Falling Time				5		ns
t _{PD-}	Propagation Delay (High-to-Low)	Input Overdrive=100mV, V _{IN-} =2.5V			120		ns
t _{PD+}	Propagation Delay (Low-to-High)	R_{PU} =5.1kΩ, Input Overdrive=100mV, V_{IN} -=2.5V			250		ns

Note 1: The input offset voltage is the average of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.

Note 2: Propagation Delay Skew is defined as: tpD-SKEW = tpD+ - tpD-.

Pin Functions

–IN: Inverting Input of the Comparator. Voltage range of this pin can go from $V^- - 0.3V$ to $V^+ + 0.3V$.

+IN: Non-Inverting Input of Comparator. This pin has the same voltage range as –IN.

NC: No Connection.

V+ (V_{DD}): Positive Power Supply. Typically the voltage is from 1.8V to 5.5V. Split supplies are possible as long as the voltage between V+ and V- is between 1.8V and 5.5V. A bypass capacitor of 0.1 μ F as close to the part as possible should be used

between power supply pins or between supply pins and ground.

 V^- (V_{ss}): Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V^+ and V^- is from 1.8V to 5.5V. If it is not connected to ground, bypass it with a capacitor of 0.1μF as close to the part as possible.

OUT: Comparator Output. The voltage range extends to within millivolts of each supply rail.

Operation

The LMV331-393 single-supply comparators feature internal hysteresis, high speed, and low power. Input signal range extends beyond the negative and positive power supplies. The output can even extend all the way to the negative supply. The input stage is

active over different ranges of common mode input voltage. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment.

Applications Information

Inputs

The LMV331-393 comparators use CMOS transistors at the input which prevent phase inversion when the input pins exceed the supply voltages. Figure 1 shows an input voltage exceeding both supplies with no resulting phase inversion.




Figure 1. Comparator Response to Input Voltage

The electrostatic discharge (ESD) protection input structure of two back-to-back diodes and $1k\Omega$ series resistors are used to limit the differential input voltage applied to the precision input of the comparator by clamping input voltages that exceed supply voltages, as shown in Figure 2. Large differential voltages exceeding the supply voltage should be avoided to prevent damage to the input stage.




Figure 2. Equivalent Input Structure

Internal Hysteresis

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the LMV331-393 implement internal hysteresis.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage. The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Figure 3. illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.




Figure 3. Comparator's hysteresis and offset

External Hysteresis

Greater flexibility in selecting hysteresis is achieved by using external resistors. Hysteresis reduces output chattering when one input is slowly moving past the other. It also helps in systems where it is best not to cycle between high and low states too frequently (e.g., air conditioner thermostatic control). Output chatter also increases the dynamic supply current.

Non-Inverting Comparator with Hysteresis

A non-inverting comparator with hysteresis requires a two-resistor network, as shown in Figure 4 and a voltage reference (V_I) at the inverting input.




Figure 4. Non-Inverting Configuration with Hysteresis

www.3peakic.com REV1.0

When V_i is low, the output is also low. For the output to switch from low to high, V_i must rise up to V_{tr} . When V_i is high, the output is also high. In order for the comparator to switch back to a low state, V_i must equal V_{tf} before the non-inverting input V_+ is again equal to V_r .

$$\begin{split} &V_{r} = \frac{R_{2}}{R_{1} + R_{2}} V_{tr} \\ &V_{r} = (V_{DD} - V_{tf}) \frac{R_{1}}{R_{1} + R_{2} + R_{PU}} + V_{tf} \\ &V_{tr} = \frac{R_{1} + R_{2}}{R_{2}} V_{r} \\ &V_{tf} = \frac{R_{1} + R_{2} + R_{PU}}{R_{2} + R_{PU}} V_{r} - \frac{R_{1}}{R_{2} + R_{PU}} V_{DD} \\ &V_{hyst} \approx \frac{R_{1}}{R_{2} + R_{PU}} V_{DD} \quad \text{if } R_{PU} << R_{2} \end{split}$$

Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{DD}), as shown in Figure 5.




Figure 5. Inverting Configuration with Hysteresis

When V_i is greater than V_+ , the output voltage is low. In this case, the three network resistors can be presented as paralleled resistor $R_2 \parallel R_3$ in series with R_1 . When V_i at the inverting input is less than V_+ , the output voltage is high. The three network resistors can be represented as $R_1 \parallel R_3$ in series with R_2 .

$$V_{tr} = \frac{R_2}{R_1 || R_3 + R_2} V_{DD}$$

$$V_{tf} = \frac{R_2 || R_3}{R_2 || R_3 + R_1} V_{DD}$$

6 REV1.0 www.3peakic.com

$$V_{\text{hy st}} = V_{\text{tr}} - V_{\text{tf}} = \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_3} V_{\text{DD}}$$

Low Input Bias Current

The LMV331-393 are CMOS comparator family and feature very low input bias current in pA range. The low input bias current allows the comparators to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5pA of current to flow, which is greater than the LMV331-393's input bias current at +27°C (±6pA, typical). It is recommended to use multi-layer PCB layout and route the comparator's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 6 for Inverting configuration application.

- 1. For Non-Inverting Configuration:
 - a) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin $(V_{IN}-)$. This biases the guard ring to the same reference as the comparator.
- 2. For Inverting Configuration:
 - a) Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the comparator (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin $(V_{\text{IN}}-)$ to the input with a wire that does not touch the PCB surface.




Figure 6. Example Guard Ring Layout for Inverting Comparator

Ground Sensing and Rail to Rail Output

The LMV331-393 implement a rail-to-rail topology that is capable of swinging to within 10mV of either rail. Since the inputs can go 300mV beyond either rail, the comparator can easily perform 'true ground' sensing.

The maximum output current is a function of total supply voltage. As the supply voltage of the comparator increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit condition. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

ESD

The LMV331-393 have reverse-biased ESD protection diodes on all inputs and output. Input and output pins can not be biased more than 300mV beyond either supply rail.

www.3peakic.com REV1.0

LMV331TP / LMV393TP

General Purpose, 1.8V, RRI, Open-Drain Output Comparators

Power Supply Layout and Bypass

The LMV331-393's power supply pin should have a local bypass capacitor (i.e., 0.01µF to 0.1µF) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e., 1µF or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Good ground layout improves performance by decreasing the amount of stray capacitance and noise at the comparator's inputs and outputs. To decrease stray capacitance, minimize PCB lengths and resistor leads, and place external components as close to the comparator' pins as possible.


Proper Board Layout

The LMV331-393 are a series of fast-switching, high-speed comparator and requires high-speed layout considerations. For best results, the following layout guidelines should be followed:

- 1. Use a printed circuit board (PCB) with a good, unbroken low-inductance ground plane.
- 2. Place a decoupling capacitor (0.1µF ceramic, surface-mount capacitor) as close as possible to supply.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.
- 5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when the impedance is low. The topside ground plane should be placed between the output and inputs.
- 6. The ground pin ground trace should run under the device up to the bypass capacitor, thus shielding the inputs from the outputs.


Package Outline Dimensions

SOT23-5




Package Outline Dimensions

SC-70-5 (SOT353)




Package Outline Dimensions

SO-8 (SOIC-8)




Package Outline Dimensions

MSOP-8



	Dimensions		Dimensions In		
Symbol	In Millimeters		Inches		
	Min	Max	Min	Max	
А	0.800	1.200	0.031	0.047	
A1	0.000	0.200	0.000	0.008	
A2	0.760	0.970	0.030	0.038	
b	0.30 TYP		0.012 TYP		
С	0.15 TYP		0.006 TYP		
D	2.900	3.100	0.114	0.122	
е	0.65 TYP		0.026		
E	2.900	3.100	0.114	0.122	
E1	4.700	5.100	0.185	0.201	
L1	0.410	0.650	0.016	0.026	
θ	0°	6°	0°	6°	



单击下面可查看定价,库存,交付和生命周期等信息

>>3PEAK(思瑞浦)