



#### **Features and Benefits**

- TTL, DTL, PMOS, or CMOS compatible inputs
- 500 mA output source current capability
- Transient-protected outputs
- Output breakdown voltage to 50 V
- DIP or SOIC packaging

### Packages:

Not to scale



18-pin DIP (Package A)



20-pin SOICW (package LW) (drop-in replacement for discontinued 18-pin SOIC variants)

### Description

Recommended for high-side switching applications that benefit from separate logic and load grounds, these devices encompass load supply voltages to 50 V and output currents to -500 mA. These 8-channel source drivers are useful for interfacing between low-level logic and high-current loads. Typical loads include relays, solenoids, lamps, stepper and/or servo motors, print hammers, and LEDs.


All devices may be used with 5 V logic systems—TTL, Schottky TTL, DTL, and 5 V CMOS. The device packages offered are electrically interchangeable, and will withstand a maximum output off voltage of 50 V, and operate to a minimum of 5 V. All devices in this series integrate input current limiting resistors and output transient suppression diodes, and are activated by an active high input.

The suffix "A" indicates an 18-lead plastic dual in-line package with copper lead frame for optimum power dissipation. Under normal operating conditions, these devices will sustain 120 mA continuously for each of the eight outputs at an ambient temperature of  $+50^{\circ}$ C and a supply of 15 V.


The suffix "LW" package is provided in a 20-pin wide-body SOIC package with improved thermal characteristics compared to the 18-pin SOIC version it replaces (100% pin-compatible electrically). The A2982ELW driver is available for operation over an extended temperature range, down to -40°C.

These packages are lead (Pb) free, with 100% matte-tin leadframe plating.

### Simplified Block Diagrams



20-pin SOICW (LW Package)



(NC pins, 10 and 11, not present on discontinued 18-pin LW package)

#### Selection Guide


Part Number	Package	Packing	Ambient Temperature T <sub>A</sub> (°C)
A2982ELWTR-T1	20-pin SOICW	1000 per reel	-40 to 85
A2982SLWTR-T	20-pin SOICW	1000 per reel	
UDN2981A-T2	18-pin DIP	21 per tube	–20 to 85
UDN2982A-T2	18-pin DIP	21 per tube	

<sup>1</sup>Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change November 2, 2009. Deadline for receipt of LAST TIME BUY orders is April 30, 2010.

<sup>2</sup>Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change January 30, 2012. Deadline for receipt of LAST TIME BUY orders is April 27, 2012.


#### **Absolute Maximum Ratings**

Characteristic	Symbol	Notes	Rating	Units
Output Voltage Range	V <sub>CE</sub>		5 to 50	V
	N	UDN2981	20	V
Input Voltage	V <sub>IN</sub>	A2982, UDN2982	20	V
Output Current	I <sub>OUT</sub>		-500	mA
Package Power Dissipation	PD	See graph	_	_
Operating Ambient Temperature	T <sub>A</sub>	Range E	-40 to 85	°C
		Range S	-20 to 85	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		150	°C
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C









Pins 10 and 11 can float; other pins match discontinued 18-pin SOIC: 1 to 9 same, pins 12 to 20 match pins 10 to 18



Characteristic	Symbol	Variant	Test Conditions	Test Fig.	Min.	Тур.	Max.	Units
Output Leakage Current <sup>3</sup>	I <sub>CEX</sub>	All	V <sub>IN</sub> = 0.4 V, V <sub>S</sub> = 50 V	1	_	—	20	μA
Output Sustaining Voltage	V <sub>CE(SUS)</sub>	All	I <sub>OUT</sub> = -45 mA	—	35	_	—	V
Collector-Emitter			V <sub>IN</sub> = 2.4 V, I <sub>OUT</sub> = -100 mA	2	_	1.6	1.8	V
	V <sub>CE(SAT)</sub>		V <sub>IN</sub> = 2.4 V, I <sub>OUT</sub> = -225 mA	2	_	1.7	1.9	V
			V <sub>IN</sub> = 2.4 V, I <sub>OUT</sub> = -350 mA	2	_	1.8	2.0	V
Input Current	I <sub>IN(ON)</sub> -	2981	V <sub>IN</sub> = 2.4 V	3	_	140	200	μA
			V <sub>IN</sub> = 3.85 V	3	_	310	450	μA
		2982	V <sub>IN</sub> = 2.4 V	3	_	140	200	μA
			V <sub>IN</sub> = 12 V	3	_	1.25	1.93	mA
Output Source Current		2981	V <sub>IN</sub> = 2.4 V, V <sub>CE</sub> = 2.0 V	2	-350	—	—	mA
(Outputs Open)	IOUT	2982	V <sub>IN</sub> = 2.4 V, V <sub>CE</sub> = 2.0 V	2	-350	—	—	mA
Supply Current Leakage Current	۱ <sub>s</sub>	All	V <sub>IN</sub> = 2.4 V*, V <sub>S</sub> = 50 V	4	_	_	10	mA
Clamp Diode Current	I <sub>R</sub>	All	V <sub>R</sub> = 50 V, V <sub>IN</sub> = 0.4 V*	5	_	_	50	μA
Clamp Diode Forward Voltage	V <sub>F</sub>	All	I <sub>F</sub> = 350 mA	6	_	1.5	2.0	v
Turn-On Delay	t <sub>ON</sub>	All	$0.5 E_{IN}$ to $0.5 E_{OUT}$ , $R_L = 100\Omega$ , $V_S = 35 V$	-	_	0.3	2.0	μs
Turn-Off Delay <sup>4</sup>	t <sub>OFF</sub>	All	0.5 $E_{IN}$ to 0.5 $E_{OUT}$ , $R_L$ = 100 $\Omega$ , $V_S$ = 35 V, See Note	_	_	2.0	10	μs

### ELECTRICAL CHARACTERISTICS<sup>1,2</sup> at $T_A = +25^{\circ}C$ (unless otherwise specified).

<sup>1</sup>Negative current is defined as coming out of (sourcing) the specified device terminal.


<sup>2</sup>All unused inputs must be connected to ground. Pull-down resistors (approximately 10 k $\Omega$ ) are recommended for inputs that are allowed to float while power is being applied to V<sub>S</sub>.


<sup>3</sup>All inputs simultaneously.

<sup>4</sup>Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.



**TEST FIGURES** 








Figure 4




Figure 5





Figure 6






# 2981 and 2982

## 8-Channel Source Drivers


# Allowable peak collector current as a function of duty cycle


#### UDN2981A and UDN2982A



Dwg. No. A-11,115B









#### **Revision History**

Revision	Revision Date	Description of Revision		
Rev. T	Januray 30, 2012	Update product availability		

Copyright ©1977-2011, Allegro MicroSystems, Inc.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

<u>Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.</u>

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com



单击下面可查看定价,库存,交付和生命周期等信息

>>Allegro(埃戈罗)