# **ANSILIC**

ASM1042 Datasheet



### **Table of Contents**

1	Features	2
	Product Description	
	Pin definition	
	Internal circuit structure diagram	
	Bus transceiver electrical characteristics	
6	Test circuit waveform timing diagram	. 10
	Note	



#### 1 Features

- AEC-Q100 (Level 1) support: Meets automotive application requirements
- Complies with ISO 11898-2:2016 and ISO 11898-5:2007 Physical layer standards, provides functional safety
  - Documentation to help with functional safety system design
- Support 5Mbps
  - With a short symmetric propagation delay time and a fast number of cycles, the timing margin can be increased
  - Faster data rates in loaded CAN networks
- EMC Performance: Support SAE J2962-2 and IEC 62228-3 (up to 500kbps)
   without a common mode choke
- The I/O voltage range supports 3.3V and 5V MCUS
- Ideal passive behavior when unpowered
  - Bus and logic pins in high resistance (no load)
  - Uninterrupted operation and protection on/off bus and RXD outputs
  - IEC ESD protection up to ±15kV
  - Bus fault protection: ±58V (non-H model) and ±70V (H model)
  - VCC and VIO (V models only) power terminals have undervoltage protection
  - Drive Explicit Timeout (TXD DTO) Data rates as low as 10kbps
  - Thermal shutdown Protection (TSD)
- Receiver common-mode input voltage: ±30V
- Typical loop delay: 110ns
- The junction temperature ranges from -55°C to 150°C




### 2 Product Description

This CAN transceiver family complies with the ISO1189-2 (2016) High Speed CAN (Controller Local Area Network) physical layer standard. All devices are designed for CAN FD networks with data rates up to 2Mbps (megabits per second). The transceiver supports a data rate of 5Mbps and provides an auxiliary power input for I/O levels to set input pin thresholds and RXD output levels. The series features low power standby mode and remote wake request. In addition, the device offers a variety of protection features to improve the durability of the device and network.

#### Chip models are as follows:

Chip type	Chip Model	Grade	Package
Communication interface chip	ASM1042A3S	Automotive	SOIC8
Communication interface chip	ASM1042I6S	Industrial	SOIC8



Parameters	Symbol	Min.	Max.	Unit
Bus supply voltage	VCC	-0.3 7 -0.3 7		V
Supply voltage of the I/O port	VIO			V
CAN bus I/O voltage range	VBUS	-70	70	V



-	ax. pressure difference between CANH and CANL	V(Diff)	-70	70	٧
	oltage range f the logical port	VTXD、 VSTB、VRXD	-0.3	7	V
R	XD Output current	IO(RXD)	-8	8	mA
te	Junction emperature	TJ	-55	150	$^{\circ}$



### 3 Pin definition




Figure 1 Pin distribution of FD CAN chip

Pin number	Pin name	Pin function		
1	TXD	Transmitter data input side		
2	GND	Ground		
3	VCC	Receiver power supply		
4	RXD	Receiver input		
5	VIO	Receiver I/O power supply		
6	CANL	Low potential CAN input and output		
7	CANH	High potential CAN input and output		
8 STB		Standby mode the control terminal, high level are in standby mode		



## 4 Internal circuit structure diagram




Figure 2 Block diagram of internal circuit structure



### 5 Bus transceiver electrical characteristics

### Basic parameters

Characteristics	Symbol	Lir	nit/standard va	alue	Unit
Characteristics	Symbol _	Min.	Typical	Max.	Unit
Dominant power consumption (Normal mode), TXD=0V, R <sub>L</sub> =60Ω, C <sub>L</sub> =open, R <sub>CM</sub> =open, STB=0V, The load conditions are shown in Figure 3.			40	70	
Bus fault explicit power consumption (Normal mode), TXD=0, V <sub>CANH</sub> =-12V, R <sub>L</sub> =open, C <sub>L</sub> =open, R <sub>CM</sub> =open, The load conditions are shown in Figure 3.				110	mA
Recessive power consumption (Normal mode), TXD= $V_{CC}$ or $V_{IO}$ , $R_L$ =50 $\Omega$ , $C_L$ =open, $R_{CM}$ =open, STB=0V, The load conditions are shown in Figure 3.	Icc		1.5	2.5	
$\label{eq:power_consumption} Power consumption when the load is a V device (Standby mode),   \mbox{TXD=V}_{IO}, R_L=50\Omega,   \mbox{C}_L=open, R_{CM}=open,   \mbox{STB=V}_{IO}, The load conditions are shown in Figure 3.}$			0.5	5	
Power consumption of a device without a V model (Standby mode), $ TXD=V_{CC}, \ R_L=50\Omega, \\ C_L=open, \ R_{CM=open}, \\ STB=VCC, The load \\ conditions \ are shown \ in \\ Figure 3. $				22	μΑ
I/O Power consumption (Normal mode)	I <sub>IO</sub>		90	300	



				, , , , , , ,	7 12 Datasine
I/O Power consumption (Standby mode)			12	17	
V <sub>CC</sub> Undervoltage protection rise threshold voltage	UVcc		4.2	4.4	V
V <sub>CC</sub> Undervoltage protection drop threshold voltage	Ovec	3.8	4.0	4.25	V
U <sub>VCC</sub> Hysteretic voltage	V <sub>HYS(UVVCC)</sub>		200		mV
V <sub>IO</sub> Undervoltage protection threshold	UV <sub>VIO</sub>	1.3		2.75	V
U <sub>VVIO</sub> Hysteretic voltage	V <sub>HYS(UVVIO)</sub>		80		mV
Dominant output voltage (Normal mode)	V <sub>CANH</sub>	2.75		4.5	
50Ω≤R <sub>L</sub> ≤65Ω, C <sub>L</sub> =open, R <sub>CM</sub> =open, The load	V <sub>CANL</sub>	0.5		2.25	
conditions are shown in Figure 3.	V <sub>CANH</sub> -V <sub>CANL</sub>	1.5		3	V
Recessive output voltage (Normal mode)	$V_{CANH}$ and $V_{CANL}$	2	0.5×VCC	3	
TXD=V <sub>CC</sub> or V <sub>IO</sub> , V <sub>IO</sub> =V <sub>CC</sub> , STB=0V, R <sub>L</sub> =open(no load), R <sub>CM</sub> =open, The load conditions are shown in Figure 3.	V <sub>CANH</sub> -V <sub>CANL</sub>	-50		50	mV
Output voltage (Standby mode)	V <sub>CANH</sub>	-0.1	0	0.1	
STB=V <sub>IO</sub> , R <sub>L</sub> =open(no load), R <sub>CM</sub> =open, The	V <sub>CANL</sub>	-0.1	0	0.1	V
load conditions are shown in Figure 3.	V <sub>CANH</sub> -V <sub>CANL</sub>	-0.2	0	0.2	
Output level matching	V <sub>SYM</sub>	0.9		1.1	V/V
Dc output level matching	V <sub>SYM_DC</sub>	-0.4		0.4	V
Dominant short-circuit output current (Normal mode), VCANH=- 5V~40V, CANL=open		-100			
Dominant short-circuit output current (Normal mode),V <sub>CANH</sub> =-5V~40V, CANL=open	los(ss_dom)			100	mA
Recessive short-circuit output current (Normal	I <sub>OS(SS_REC)</sub>	-5		5	



				7 (01411)	7 12 Datasiice
mode), $V_{\text{BUS}} = V_{\text{CANH}} = V_{\text{CANL}},$ $-27V \leqslant V \text{BUS} \leqslant 32V$					
Loop delay (recessive to dominant), the load conditions are shown in Figure 5.	tPROP(LOOP1)		100	160	ne
Loop delay (recessive to dominant), the load conditions are shown in Figure 5.	t <sub>PROP(LOOP2)</sub>		110	175	ns
Mode switching time from Normal to Standby	t <sub>MODE</sub>		9	45	μs
Filter mode wakeup time	t <sub>wk_filter</sub>	0.5		1.8	In -
Transmission delay(recessive to dominant), the load conditions are shown in Figure 3. R <sub>L</sub> =60Ω, CL=100pF, CL(RXD)=15pF。	$t_{pHR}$		55		
Transmission delay(dominant to recessive), the load conditions are shown in Figure 3. R <sub>L</sub> =60Ω, CL=100pF, CL(RXD)=15pF。	t <sub>pLD</sub>		75		ns
Dominant Timeout	t <sub>TXD_DTO</sub>	1.2		3.8	ms
Transmission delay(recessive to dominant), the load conditions are shown in Figure 4. C <sub>L(RXD)</sub> =15pF。	$t_{pRH}$		65		ne
Transmission delay(dominant to recessive), the load conditions are shown in Figure 4. C <sub>L(RXD)</sub> =15pF。	t <sub>pDL</sub>		50		ns
CAN bus pin human body discharge model (HBM)	V <sub>ESD_HBM</sub>		±6000		
Module charging model (CDM)	V <sub>ESD_CDM</sub>		±1500		V
Mechanical model (MM)	$V_{ESD\_MM}$		±200		



## 6 Test circuit waveform timing diagram




Figure 3 FDCAN transmit test circuit and timing diagram




Figure 4 FDCAN receiving test circuit and timing diagram




Figure 5 Loop delay time simulation circuit and timing diagram



#### 7 Note

#### 1 Over-temperature protection

The transceiver chip has the function of overtemperature protection. When the overtemperature protection is triggered, the drive circuit will be closed, the drive current will be reduced, and the chip temperature will be reduced.

#### 2 Under voltage protection

The transceiver chip VCC and VIO power pins both feature undervoltage protection to protect the bus when the VCC and VIO voltages fall below the threshold voltage.

#### 3 Standby mode

Standby mode can be activated when STB is set to high power level. Both the CAN driver and receiver are turned off at this time to save power. The STB high level signal activates the low power receiver and wake filter, and when the bus detects a primary bus level that exceeds the tWK FILTER, the pin RXD changes to low.




Figure 6 Wake up timing

#### 4 Explicit timeout function

When the low-level duration on pin TXD exceeds tTXD\_DTO, the transmitter is disabled and the CAN bus enters a hidden state to prevent network congestion caused by application failure on pin TXD. The TXD rising edge signal resets the dominant timeout protection.






Figure 7 Sequence of explicit timeout protection

### 单击下面可查看定价,库存,交付和生命周期等信息

### >>ANSILIC(国科安芯)