# Dual-In-Line Package Intelligent Power Module

# External View 15 16

Size: 33.4 x 15 x 3.6 mm




### **Features**

- UL Recognized:
- 600V-6A (Trench Shielded Planar Gate IGBT)
- Full bridge Inverter module including HVIC drivers
- Built-in bootstrap diodes with integrated current-limiting resistor
- Control supply under-voltage lockout protection (UVLO)
- Over-temperature (OT) protection and temperature monitoring (V<sub>OT</sub>) - pin open
- Temperature monitoring only (V<sub>OT</sub>) 10kΩ resistor connection
- Short-circuit current protection (C<sub>SC</sub>)
- Controllable fault out signal (V<sub>CF</sub>) corresponding to SC, UV and OT fault
- Wide input interface (3-18V), Schmitt trigger receiver circuit (Active High)
- Isolation ratings of 2000Vrms/min

# **Applications**

- AC 100-240Vrms class low power motor drives
- Refrigerators and Compressors

# **Internal Equivalent Circuit / Pin Configuration**





# **Ordering Information**

Part Number	Temperature Range	Package	Pin Length Description		
AFP5D06K060Q5	-40°C to 150°C	IPM-5	Normal		
AFP5D06K060Q5S	-40°C to 150°C	IPM-5A	Short		



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

# **Pin Description**

Pin Number	Pin Name	Pin Function
1	$V_{B(U)}$	High-Side Bias Voltage for U-Phase IGBT Driving
2	NC	No Connection
3	V <sub>B(W)</sub>	High-Side Bias Voltage for W-Phase IGBT Driving
4	COM	Common Supply Ground
5	IN <sub>(UH)</sub>	Signal Input for High-Side U-Phase
6	NC	No Connection
7	IN <sub>(WH)</sub>	Signal Input for High-Side W-Phase
8	$V_{DD}$	Common Bias Voltage for IC and IGBTs Driving
9	IN <sub>(UL)</sub>	Signal Input for Low-Side U-Phase
10	NC	No Connection
11	IN <sub>(WL)</sub>	Signal Input for Low-Side W-Phase
12	$V_{CF}$	Controllable Fault Output
13	C <sub>SC</sub>	Capacitor (Low-Pass Filter) for Short-circuit Current Detection Input
14	V <sub>OT</sub>	Voltage Output of LVIC Temperature
15	COM	Common Supply Ground
16	NW	Negative DC-Link Input for W-Phase
17	NC	No Connection
18	NU	Negative DC-Link Input for U-Phase
19	W	Output for W-Phase
20	NC	No Connection
21	U	Output for U-Phase
22	Р	Positive DC-Link Input
23	NC	No Connection



# **Absolute Maximum Ratings**

 $T_J = 25$ °C, unless otherwise specified.

Symbol		Parameter	Conditions	Ratings	Units
Inverter					
V <sub>PN</sub>	Supply Voltage		Applied between P - NU,NV,NW	450	V
VPN(surge)	Supply Vol	tage (surge)	Applied between P - NU,NV,NW	500	V
V <sub>CES</sub>	Collector-E	mitter Voltage		600	V
1		Output Phase Current	T <sub>C</sub> =25°C, T <sub>J</sub> <150°C	5	А
I <sub>C</sub>	High-side	Output Phase Current	T <sub>C</sub> =100°C, T <sub>J</sub> <150°C	3	А
±I <sub>PK</sub>	nign-side	Output Peak Phase Current	T <sub>C</sub> =25°C, less than 1ms pulse width	10	А
Pc		Collector Dissipation	T <sub>C</sub> =25°C, per chip	18.9	W
1		Output Phase Current	T <sub>C</sub> =25°C, T <sub>J</sub> <150°C	10	А
I <sub>C</sub>	Low side	Output Phase Current	T <sub>C</sub> =100°C, T <sub>J</sub> <150°C	5	А
±I <sub>PK</sub>	Low-side	Output Peak Phase Current	T <sub>C</sub> =25°C, less than 1ms pulse width	20	Α
Pc		Collector Dissipation	T <sub>C</sub> =25°C, per chip	23	W
t <sub>SC</sub>	Short Circu	uit Withstand Time	V <sub>PN</sub> ≤400V, T <sub>J</sub> =150°C, V <sub>DD</sub> =15V	5	μs
+T <sub>J</sub>	Operating .	Junction Temperature		-40 to 150	°C
Control (P	rotection)				
$V_{DD}$	Control Su	pply Voltage	Applied between V <sub>DD</sub> -COM	25	V
$V_{DB}$	High-Side Control Bias Voltage		Applied between $V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W	25	V
V <sub>IN</sub>	Input Voltage		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>DD</sub> ±0.5	V
V <sub>CF</sub>	Fault Outpo	ut Supply Voltage	Applied between V <sub>CF</sub> -COM	5±0.5	V
I <sub>CF</sub>	Fault Outpo	ut Current	Sink current at V <sub>CF</sub> terminal	1	mA
V <sub>SC</sub>	Current Se	nsing Input Voltage	Applied between C <sub>SC</sub> -COM	5±0.5	V
V <sub>OT</sub>	Temperatu	re Output	Applied between V <sub>OT</sub> -COM	5±0.5	V
Total Syst	em				
V <sub>PN(PROT)</sub>	Self Protection Supply Voltage Limit (Short-Circuit Protection Capability)		V <sub>DD</sub> =13.5-16.5V, Inverter part T <sub>J</sub> =150°C, Non-repetitive, less than 2µs	400	V
T <sub>C</sub>	Module Case Operation Temperature		Measurement point of T <sub>C</sub> is provided in Figure 1	-30 to 125	°C
$T_{STG}$	Storage Te	emperature		-40 to 150	°C
V <sub>ISO</sub>	Isolation Vo	oltage	60Hz, sinusoidal, AC 1min, between connected all pins and heat sink plate	2000	V <sub>rms</sub>






Figure 1. T<sub>C</sub> Measurement Point

### **Thermal Resistance**

Symbol	Parameter	Conditions	Max.	Units
В		Inverter IGBT (per 1/6 module) for high-side		K/W
$R_{th(j-c)Q}$	Junction to Case Thermal Resistance (1)	Inverter IGBT (per 1/6 module) for low-side	5.4	K/W
R <sub>th(j-c)</sub> F		Inverter FWD (per 1/6 module)	8.5	K/W

### Note:

1. For the measurement point of case temperature  $(T_{\text{\scriptsize C}})$ , please refer to Figure 1.



### **Electrical Characteristics**

 $T_J = 25$ °C, unless otherwise specified.

Symbol	Parameter	Co	nditions	Min.	Тур.	Max.	Units
Inverter						1	<b>'</b>
	Collector-Emitter Saturation	$V_{DD}=V_{DB}=15V$ ,	I <sub>C</sub> =2.5A, T <sub>J</sub> =25°C	-	1.48	1.85	V
$V_{CE(SAT)}$	Voltage for high-side	V <sub>IN</sub> =5V	I <sub>C</sub> =2.5A, T <sub>J</sub> =125°C	-	1.69	-	V
	Collector-Emitter Saturation	$V_{DD}=V_{DB}=15V$ ,	I <sub>C</sub> =2.5A, T <sub>J</sub> =25°C	-	1.30	1.65	V
$V_{CE(SAT)}$	Voltage for low-side	V <sub>IN</sub> =5V	I <sub>C</sub> =2.5A, T <sub>J</sub> =125°C	-	1.40	-	V
V <sub>F</sub>	FWD Forward Voltage	V <sub>IN</sub> =0	I <sub>F</sub> =2.5A, T <sub>J</sub> =25°C	-	1.75	2.15	V
t <sub>ON</sub>			-	0.40	0.80	1.40	μs
t <sub>C(ON)</sub>		V <sub>PN</sub> =300V, V <sub>DD</sub> =V <sub>DB</sub> =15V		-	0.10	0.40	μs
toff	Switching Times	I <sub>C</sub> =2.5A, T <sub>J</sub> =25°C, V	<sub>IN</sub> =0V ↔ 5V	-	0.85	1.45	μs
t <sub>C(OFF)</sub>		Inductive load (high-	side)	-	0.12	0.30	μs
trr				-	0.12	-	μs
ton				0.40	0.75	1.40	μs
t <sub>C(ON)</sub>		$V_{PN}=300V$ , $V_{DD}=V_{DB}$	=15V	-	0.10	0.40	μs
toff	Switching Times	I <sub>C</sub> =2.5A, T <sub>J</sub> =25°C, V	<sub>IN</sub> =0V ↔ 5V	-	1.00	1.60	μs
t <sub>C(OFF)</sub>		Inductive load (low-s	side)	-	0.12	0.30	μs
trr				-	0.10	-	μs
	Collector-Emitter Leakage	M M	T <sub>J</sub> =25°C	-	-	1	mA
I <sub>CES</sub>	Current	V <sub>CE</sub> =V <sub>CES</sub>	T <sub>J</sub> =125°C	-	-	10	mA
Control (P	rotection)						
$I_{\text{QDD}}$	Quiescent V <sub>DD</sub> Supply Current	VDD=15V, IN(UH,VH,WH,UL,VL,WL) =0V	V <sub>DD</sub> -COM	-	-	2.1	mA
I <sub>QDB</sub>	Quiescent V <sub>DB</sub> Supply Current	VDB=15V, IN(UH, VH, WH)=0V	V <sub>B(U)</sub> -U, V <sub>B(V)</sub> -V, V <sub>B(W)</sub> -W	-	-	0.3	mA
V <sub>SC(ref)</sub>	Short-Circuit Trip Level	V <sub>DD</sub> =15V <sup>(2)</sup>		0.45	0.48	0.51	V
$UV_{DT}$		Trip Level		10.3	11.4	12.5	V
$UV_DR$	Supply Circuit Under-Voltage	Reset Level		10.8	11.9	13.0	V
$UV_DBT$	Protection	Trip Level		8.5	9.5	10.5	V
$UV_DBR$		Reset Level		9.5	10.5	11.5	V
\/	Temperature Output	Pull-down	LVIC Temperature=80°C	2.36	2.45	2.55	V
V <sub>OT</sub>	Temperature Output	R=10kΩ <sup>(3)</sup>	LVIC Temperature=25°C	0.77	1.00	1.25	V
$OT_T$	Over-Temperature	V <sub>DD</sub> =15V, Detect	Trip Level	110	130	150	°C
OT <sub>HYS</sub>	Protection (4)	LVIC Temperature	Hysteresis of Trip Reset	-	30	-	°C
$V_{CFH}$	Fault Output Voltage	V <sub>SC</sub> =0V, V <sub>CF</sub> Circuit:	10kΩ to 5V pull-up	4.9	-	-	V
$V_{CFL}$	Tadit Odiput voltage	V <sub>SC</sub> =1V, V <sub>CF</sub> Circuit:	10kΩ to 5V pull-up	-	-	0.5	V
$V_{CF+}$	CF positive going threshold			-	1.9	2.2	V
V <sub>CF</sub> -	CF negative going threshold			0.8	1.1	-	V
t <sub>FO</sub>	Fault Output Pulse Width (5)				-	-	μs
I <sub>IN</sub>	Input Current	V <sub>IN</sub> =5V	V <sub>IN</sub> =5V		1.0	-	mA
V <sub>th(on)</sub>	ON Threshold Voltage				2.3	2.6	V
$V_{\text{th(off)}}$	OFF Threshold Voltage			0.8	1.2		V
$V_{\text{th(hys)}}$	ON/OFF Threshold Hysteresis Voltage			-	1.1	-	V
$V_{F(BSD)} \\$	Bootstrap Diode Forward Voltage	I <sub>F</sub> =10mA Including Voltage Drop by Limiting Resistor <sup>(6)</sup>		0.5	1.0	1.5	V
R <sub>BSD</sub>	Built-in Limiting Resistance	Included in Bootstra	p Diode	80	100	120	Ω

### Notes:


Rev.1.0 May 2020 **www.aosmd.com** Page 5 of 15

<sup>2.</sup> Short-circuit protection works only for low sides.

The IPM does not shutdown IGBTs and output fault signal automatically when temperature rises excessively. When temperature exceeds the
protective level that the user defined, the controller (MCU) should stop the IPM. Temperature of LVIC vs. V<sub>OT</sub> output characteristics is described
in Figure 3.



- 4. When the LVIC temperature exceeds OT Trip temperature level (OT<sub>T</sub>), OT protection is triggered and fault outputs.
- Fault signal (F<sub>O</sub>) outputs when SC, UV or OT protection is triggered. F<sub>O</sub> pulse width is different for each protection mode. At SC failure, F<sub>O</sub> pulse width is a fixed width (minimum 20μs), but at UV or OT failure, F<sub>O</sub> outputs continuously until recovering from UV or OT state. (But minimum F<sub>O</sub> pulse width is 20μs).
- 6. The characteristics of bootstrap diodes are described in Figure 2.






Figure 2. Built-in Bootstrap Diode V<sub>F</sub>-I<sub>F</sub> Characteristic (@T<sub>A</sub>=25°C)




Figure 3. Temperature of LVIC vs. VoT Output Characteristics






Figure 4. VoT Output Circuit

- (1) If the V<sub>OT</sub> pin is left unconnected, the internal over-temperature protection function and temperature monitoring function are used simultaneously.
- (2) If pull-down resistor of  $10k\Omega$  connected to  $V_{OT}$  pin, the temperature monitoring function is only used.
- (3) In the case of using V<sub>OT</sub> with low voltage controller like 3.3V MCU, V<sub>OT</sub> output might exceed control supply voltage 3.3V when temperature rises excessively. If system uses low voltage controller, it is recommended to insert a clamp diode between control supply of the controller and V<sub>OT</sub> output for preventing over voltage destruction.




Figure 5. V<sub>CF</sub> Output Circuit

- (1) The V<sub>CF</sub> pin provides an enable functionality that allows it to shut down the all low-side IGBTs. When the V<sub>CF</sub> pin is in the high state the IPM is able to operate normally. If the V<sub>CF</sub> pin is in a low state, the low-side IGBTs are turned off until the enable condition is restored. In addition, the V<sub>CF</sub> pin can provide the fault output signal with the fixed or controlled fault out pulse width.
- (2) If only a pull-up resistor of  $10k\Omega$  connected to the  $V_{CF}$  pin, the fault output pulse width is fixed at minimum 20us.
- (3) If a capacitor is connected with a pull-up resistor together, the fault output pulse width can be controlled according to the resistor and the capacitor values. The length of fault output pulse width is determined by the following formula;
  - $t_{FO} = -(R_{CF} * C_{CF}) * ln(1 V_{CF} + / V_{DD}) + 20us(min.)$
  - ex)  $V_{DD}$ =5V,  $R_{CF}$ =2.2M $\Omega$ ,  $C_{CF}$ =1nF,  $t_{FO}$ ≈1.07ms. Recommended parameters in the design are  $C_{CF}$  of ≤ 1nF and  $R_{CF}$  of 0.1M to 2.2M $\Omega$ .



# **Mechanical Characteristics and Ratings**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Mounting Torque	Mounting Screw: M3 (7)		0.59	0.69	0.78	N m
Weight				5.25		g
Flatness	Refer to Figure 6		-50	-	100	μm

### Note:

7. Plain washers (ISO 7089-7094) are recommended.




Figure 6. Flatness Measurement Positions

# **Recommended Operation Conditions**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>PN</sub>	Supply Voltage	Applied between P-NU, NV, NW	0	300	400	V
$V_{DD}$	Control Supply Voltage	Applied between V <sub>DD</sub> -COM	13.5	15.0	16.5	V
$V_{DB}$	High-Side Bias Voltage	Applied between $V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W	13.5	15.0	18.5	V
dV <sub>DD</sub> /dt, dV <sub>DB</sub> /dt	Control Supply Variation		-1	-	1	V/µs
t <sub>dead</sub>	Arm Shoot-Through Blocking Time	For each input signal	1.0	-	-	μs
f <sub>PWM</sub>	PWM Input Frequency	-40°C < T <sub>J</sub> < 150°C	-	-	20	kHz
PW <sub>IN(ON)</sub>	Minimum Input Pulse Width (8)		0.5	-	-	μs
PW <sub>IN(OFF)</sub>	wiinimum input Puise wiath		0.5	-	-	μs
СОМ	COM Variation	Between COM-NU, NV, NW (including surge)	-5.0	-	5.0	V

### Note

8. IPM may not respond if the input pulse width is less than  $PW_{IN(ON)}$ ,  $PW_{IN(OFF)}$ .



### **Time Charts of the IPM Protective Function**




Figure 7. Short-Circuit Protection (Low-side Operation Only with the External Shunt Resistor and RC Filter)

- (1) Normal operation: IGBT turns on and outputs current.
- (2) Short-circuit current detection (SC triggered).
- (3) All low-side IGBTs' gates are hard interrupted.
- (4) All low-side IGBTs turn OFF.
- (5)  $F_O$  output time ( $t_{FO}$ )=minimum 20 $\mu$ s.
- (6) Input = "L": IGBT OFF.
- (7) Fault output finishes, but output current will not turn on until next ON signal ( $L\rightarrow H$ ).
- (8) Normal operation: IGBT turns on and outputs current.




Figure 8. Under-Voltage Protection (Low-side, UV<sub>D</sub>)

- (1) Control supply voltage  $V_{DD}$  exceeds under voltage reset level (UV<sub>DR</sub>), but IGBT turns on by next ON signal (L $\rightarrow$ H).
- (2) Normal operation: IGBT turns on and outputs current.
- (3) V<sub>DD</sub> level drops to under voltage trip level (UV<sub>DT</sub>).
- (4) All low-side IGBTs turn OFF regardless of control input condition.
- (5)  $F_O$  output time ( $t_{FO}$ )=minimum 20 $\mu$ s, and  $F_O$  stays low as long as  $V_{DD}$  is below  $UV_{DR}$ .
- (6) V<sub>DD</sub> level reaches UV<sub>DR</sub>.
- (7) Normal operation: IGBT turns on and outputs current.






Figure 9. Under-Voltage Protection (High-side, UVDB)

- (1) Control supply voltage V<sub>DB</sub> rises. After the voltage reaches under voltage reset level UV<sub>DBR</sub>, IGBT turns on by next ON signal (L→H).
- (2) Normal operation: IGBT turns on and outputs current.
- (3) V<sub>DB</sub> level drops to under voltage trip level (UV<sub>DBT</sub>).
- (4) All high-side IGBTs turn OFF regardless of control input condition, but there is no Fo signal output.
- (5) V<sub>DB</sub> level reaches UV<sub>DBR</sub>.
- (6) Normal operation: IGBT turns on and outputs current.





Figure 10. Over-Temperature Protection (Low-side, Detecting LVIC Temperature)

- (1) Normal operation: IGBT turns on and outputs current.
- (2) LVIC temperature exceeds over-temperature trip level (OT<sub>T</sub>).
- (3) All low-side IGBTs turn off regardless of control input condition.
- (4)  $F_O$  output time ( $t_{FO}$ )=minimum 20 $\mu$ s, and  $F_O$  stays low as long as LVIC temperature is over  $OT_T$ .
- (5) LVIC temperature drops to over-temperature reset level (OT $_{T}$ -OT $_{HYS}$ ).
- (6) Normal operation: IGBT turns on by the next ON signal (L $\rightarrow$ H).

Rev.1.0 May 2020 www.aosmd.com Page 10 of 15



# **Example of Application Circuit**



- (1) If the control GND is connected with the power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect the control GND and power GND at a single point (N1), near the terminal of the shunt resistor.
- (2) There are two COM pins in the IPM but it is recommended to only use the (15) COM pin to minimize SC detection noise.
- (3) A zener diode D1 (24V/1W) is recommended between each pair of control supply pins to prevent surge destruction.
- (4) Prevention of surge destruction can further be improved by placing the bus capacitor as close to pin P and N1 as possible. Generally a 0.1-0.22µF snubber capacitor C3 between the P-N1 terminals is recommended.
- (5) Selection of the R1\*C4 filter components for short-circuit protection is recommended to have tight tolerance, and is temperature-compensated type. The R1\*C4 time constant should be set such that SC current is shut down within 2μs; (typically 1.5-2μs). R1 and C4 should be placed as close as possible to the C<sub>SC</sub> pin. SC interrupting time may vary with layout patterns and components selection, therefore thorough evaluation in the system is necessary.
- (6) Tight tolerance and temperature-compensated components are also recommended when selecting the R2\*C5 filter for V<sub>OT</sub>. The R2\*C5 time constant should be set such that V<sub>OT</sub> is immune to noise. Recommended values of R2 and C5 are 2kΩ and 10nF.
- (7) To prevent malfunction, traces A, B, and C should be as short as possible.
- (8) It is recommended that all capacitors are mounted as close to the IPM as possible. (C1: electrolytic type with good temperature and frequency characteristics. C2: ceramic type with 0.1-2µF, good temperature, frequency and DC bias characteristics.)



- (9) Input drives are active-high. There is a minimum 3.5kΩ pull-down resistor in the input circuit of IC. To prevent malfunction, the layout to each input should be as short as possible. When using RC coupling circuit, make sure the input signal levels meet the required turn-on and turn-off threshold voltages.
- (10)  $V_{CF}$  output is open drain type. It should be pulled up to MCU or control power supply (max= 5±0.5V), limiting the current (I<sub>CF</sub>) to no more than 1mA. I<sub>CF</sub> is estimated roughly by the formula of control power supply voltage divided by the pull-up resistor R3. For example, if control supply is 5V, a 10k $\Omega$  (over 5k $\Omega$ ) pull-up resistor R3 is recommended.
- (11) If only a pull-up resistor R3 of 10kΩ connected to V<sub>CF</sub> pin, the fault output pulse width is fixed at minimum 20us. If a capacitor C6 is connected with a pull-up resistor R3, the fault output pulse width can be controlled according to the resistor value and capacitor value. For the design guide, please refer to the Figure 5.
- (12) Direct drive of the IPM from the MCU is possible without having to use opto-coupler or isolation transformer.
- (13) The IPM may malfunction and erroneous operations may occur if high frequency noise is superimposed to the supply line. To avoid such problems, line ripple voltage is recommended to have dV/dt ≤ ±1V/μs, and Vripple ≤ 2Vp-p.
- (14) It is not recommended to use the IPM to drive the same load in parallel with another IPM or inverter types.





Figure 11. Switching Times Definition



# Package Dimensions, IPM-5




### NOTES

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS, MOLD FLASH SHOULD BE LESS THAN 6 MIL.
- 2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. CONTROLLING DIMENSION IS MILLIMETER, CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

4. ( ) IS REFERENCE.



# Package Dimensions, IPM-5A



### **NOTES**

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS, MOLD FLASH SHOULD BE LESS THAN 6 MIL.
- 2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. CONTROLLING DIMENSION IS MILLIMETER, CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

4. () IS REFERENCE.



### **LEGAL DISCLAIMER**

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitation.

### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICOND UCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS

### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev.1.0 May 2020 www.aosmd.com Page 15 of 15

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>AOS(万代)