
AIM5D10B060M1 AIM5D10B060M1S

Dual-In-Line Package Intelligent Power Module

External View



Size: 33.4 x 15 x 3.6 mm


Features and Functions

- UL Recognized: UL1557 File E345245
- 600V-10A (Trench Shielded Planar Gate IGBT)
- 3 phase Inverter module including HVIC drivers
- · Built-in bootstrap diodes with integrated current limiting resistor
- Control supply under-voltage lockout protection (UVLO)
- Over-temperature (OT) protection (V_{OT}) pin open
- Temperature monitoring $(V_{OT}) 10k\Omega$ resistor connection
- Short-circuit current protection (C_{SC})
- Fault out signal (V_{FO}) corresponding to SC, UV and OT fault
- Wide input interface (3-18V), Schmitt trigger receiver circuit (Active High)
- · Isolation ratings of 2000Vrms/min

Applications

 AC 100-240Vrms class low power motor drives like refrigerators, dishwashers, fan motors, washing machines and air-conditioners

Internal Equivalent Circuit







Ordering Information

Part Number	Temperature Range	Package	Description
AIM5D10B060M1	-40°C - +150°C	IPM-5	Normal pin length
AIM5D10B060M1S	-40°C - +150°C	IPM-5A	Short pin length



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Description

Part Number	Pin Name	Pin Function
1	$V_{B(U)}$	High-Side Bias Voltage for U-Phase IGBT Driving
2	$V_{B(V)}$	High-Side Bias Voltage for V-Phase IGBT Driving
3	$V_{B(W)}$	High-Side Bias Voltage for W-Phase IGBT Driving
4	$V_{D(H)}$	High-Side Common Bias Voltage for IC and IGBTs Driving
5	IN _(UH)	Signal Input for High-Side U-Phase
6	IN _(VH)	Signal Input for High-Side V-Phase
7	IN _(WH)	Signal Input for High-Side W-Phase
8	СОМ	Common Supply Ground
9	IN _(UL)	Signal Input for Low-Side U-Phase
10	IN _(VL)	Signal Input for Low-Side V-Phase
11	IN _(WL)	Signal Input for Low-Side W-Phase
12	$V_{D(L)}$	Low-Side Common Bias Voltage for IC and IGBTs Driving
13	V_{FO}	Fault Output
14	C _{SC}	Capacitor (Low-Pass Filter) for Short-circuit Current Detection Input
15	V _{OT}	Over-Temperature Output
16	NW	Negative DC-Link Input for W-Phase
17	NV	Negative DC-Link Input for V-Phase
18	NU	Negative DC-Link Input for U-Phase
19	W	Output for W-Phase
20	V	Output for V-Phase
21	U	Output for U-Phase
22	Р	Positive DC-Link Input
23	NC	No Connection



Absolute Maximum Ratings (T_J=25°C, Unless Otherwise Specified)

Symbol	ol Parameter Conditions		Ratings	Units
Inverter P	art			
V_{PN}	Supply voltage Applied between P - NU,NV,NW		450	V
V _{PN(surge)}	Supply voltage (surge)	Applied between P - NU,NV,NW	500	V
V_{CES}	Collector-emitter voltage		600	V
Ic	Output phase current	T _C =25°C, T _J <150°C	10	Α
ic	Output phase current	T _C =100°C, T _J <150°C	5	Α
$\pm I_{PK}$	Output peak phase current T _C =25°C, less than 1ms pulse width		20	Α
t _{SC}	Short circuit withstand time	V _{PN} ≤400V, T _J =150°C, V _D =15V (Note 1)	5	μs
Pc	Collector dissipation	T _C =25°C, per 1 chip	23	W
TJ	Operating junction temperature		-40 - +150	°C
Control (F	Protection) Part			
V_D	Control supply voltage	Applied between V _{D(H)} -COM, V _{D(L)} -COM	25	V
V_{DB}	High-side control bias voltage	Applied between V _{B(U)} -U, V _{B(V)} -V, V _{B(W)} -W	25	V
V _{IN}	Input voltage	Applied between IN _(UH) , IN _(VH) , IN _(WH) , IN _(UL) , IN _(VL) , IN _(WL) - COM	V _D ±0.5	V
V_{FO}	Fault output supply voltage	Applied between V _{FO} - COM	V _D ±0.5	V
I _{FO}	Fault output current	Sink current at V _{FO} terminal	1	mA
V _{SC}	Current sensing input voltage	Applied between C _{SC} - COM	5±0.5	V
V _{OT}	Temperature output	Applied between V _{OT} - COM	5±0.5	V
Total Syst	tem			
V _{PN(PROT)}	Self protection supply voltage limit (Short-circuit protection capability)	V _D =13.5-16.5V, Inverter part T _J =150°C, Non-repetitive, less than 2μs	400	V
T _C	Module case operation temperature	Measurement point of T _C is provided in Figure 1	-30 - +125	°C
T_{STG}	Storage temperature		-40 - +150	°C
V _{ISO}	Isolation voltage	60Hz, sinusoidal, AC 1min, between connected all pins and heat sink plate	2000	V_{rms}

Note:

1. Allowed number of short circuits: <1000; time between short circuit: >1s.




Figure 1. T_C Measurement Point

Thermal Resistance

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
R _{th(j-c)Q}	Junction to case thermal resistance	Inverter IGBT part (per 1/6 module)	-	-	5.4	K/W
R _{th(j-c)F}	(Note 2)	Inverter FWD part (per 1/6 module)	-	-	6.9	K/W

Note:

2. For the measurement point of case temperature (T_{C}) , please refer to Figure 1.

Rev.1.2 June 2018 **www.aosmd.com** Page 3 of 13




Electrical Characteristics (T_J=25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units	
Inverter Pa	rt							
	Collector-emitter	$V_D=V_{DB}=15V$,	I _C =5A, T	_{J=} 25°C	-	1.60	2.00	V
$V_{CE(SAT)}$	saturation voltage	V _{IN} =5V	I _C =5A, T	J=125°C	-	1.90	-	V
V _F	FWD forward voltage	V _{IN} =0	I _F =5A, T.	_=25°C	-	1.48	1.90	V
t _{ON}	<u> </u>			-	0.30	0.60	1.10	μs
t _{C(ON)}		$V_{PN}=300V$, $V_{D}=V_{DB}=$	15V		-	0.10	0.20	μs
t _{OFF}	Switching times	I _C =5A, T _J =25°C, V _{IN} =	=0V ↔ 5V		-	1.00	1.50	μs
t _{C(OFF)}		Inductive load (high-			-	0.20	0.40	μs
t _{rr}					-	0.30	-	μs
1	Collector-emitter leakage	V _{CE} =V _{CES}	T _J =25°C		-	-	1	mA
I _{CES}	current	VCE=VCES	T _J =125°	C	-	-	10	mA
Control (Pr	otection) Part							
I _{QDH}	Quiescent V _D supply	$V_{D(H)}=15V$, $IN_{(UH, VH, VH, VH, VH, VH, VH, VH, VH, VH, V$	wн)=0V	V _{D(H)} - COM	-	-	0.1	mA
I _{QDL}	current	V _{D(L)} =15V, IN _{(UL, VL, W}	_{/L)} =0V	V _{D(L)} - COM	-	-	2.1	mA
I _{QDB}	Quiescent V _{DB} supply current	V_{DB} =15V, $IN_{(UH, VH, WH)}$ =0V $V_{B(U)}$ -U, $V_{B(V)}$ - V, $V_{B(W)}$ - W		-	-	0.3	mA	
V _{SC(ref)}	Short-circuit trip level	V _D =15V		(Note 3)	0.455	0.480	0.505	V
UV_{DT}		Trip level				10.0	11.0	V
UV_DR	Supply circuit under-	Reset level			10.0 8.5	11.0	12.0	V
UV_DBT	voltage protection	Trip level				9.5	10.5	V
UV_DBR		Reset level			9.5	10.5	11.5	V
Vot	Temperature output	Pull down R=10kΩ LVIC temperature=90°C			2.74	2.92	3.10	V
	' '	(Note 4)	LVIC temperature=25°C		1.06	1.25	1.43	V
OT _T	Over-temperature	$V_D=15V$, detect	Trip level		100	120	140	°C
OT _{HYS}	protection (Note 5)	LVIC temperature		of trip reset	-	10	-	°C
V _{FOH}	Fault output voltage	V _{SC} =0V, V _{FO} circuit:			4.9	-	-	V
V _{FOL}	. •	V _{SC} =1V, V _{FO} circuit:	10 k Ω to 5 V		-	-	0.5	V
t _{FO}	Fault output pulse width			(Note 6)	20	-	-	μs
I _{IN}	Input current	V _{IN} =5V			-	1.0	-	mA
V _{th(on)}	ON threshold voltage	Amaliad hatusar - INI	INI IN		0.0	2.3	2.6	V
V _{th(off)}	OFF threshold voltage		Applied between IN _{(UH),} IN _{(VH),} IN _{(WH),} IN _{(UL),}		0.8	1.2		V
V _{th(hys)}	ON/OFF threshold hysteresis voltage	$IN_{(VL)}$, $IN_{(WL)}$ – COM			-	1.1	-	V
V _{F(BSD)}	Bootstrap diode forward voltage	I _F =10mA including viresistor	oltage drop	by limiting (Note 7)	1.0	1.5	2.0	V
R _{BSD}	Built-in limiting resistance	Included in bootstrap	o diode		80	100	120	Ω

Note:

- 3. Short-circuit protection works only for low-sides.
- 4. The IPM does not shutdown IGBTs and output fault signal automatically when temperature rises excessively. When temperature exceeds the protective level that the user defined, the controller (MCU) should stop the IPM. Temperature of LVIC vs. V_{OT} output characteristics is described in Figure 3.
- 5. When the LVIC temperature exceeds OT Trip temperature level (OT $_{T}$), OT protection works and fault outputs.
- Fault signal F_O outputs when SC, UV or OT protection works. F_O pulse width is different for each protection mode. At SC failure, F_O pulse width is a fixed width (minimum 20μs), but at UV or OT failure, F_O outputs continuously until recovering from UV or OT state. (But minimum F_O pulse width is 20μs).
- 7. The characteristics of bootstrap diode are described in Figure 2.






Figure 2. Built-in Bootstrap Diode V_F-I_F Characteristic (@Ta=25°C)

Rev.1.2 June 2018 **www.aosmd.com** Page 4 of 13







Figure 3. Temperature of LVIC vs. VoT Output Characteristics



- (1) Connect 10kΩ to V_{OT} pin if temperature monitoring function is used and leave the V_{OT} pin open (no connect) if not using temperature monitoring and use internal over-temperature shutdown function.
- (2) In the case of using V_{OT} with low voltage controller like 3.3V MCU, V_{OT} output might exceed control supply voltage 3.3V when temperature rises excessively. If system uses low voltage controller, it is recommended to insert a clamp diode between control supply of the controller and V_{OT} output for preventing over voltage destruction.

Figure 4. VoT Output Circuit

Rev.1.2 June 2018 **www.aosmd.com** Page 5 of 13



Mechanical Characteristics and Ratings

Parameter	Conditions	Min.	Тур.	Max.	Units
Mounting torque	Mounting screw: M3 (Note 8) Recommended 0.69N m	0.59	0.69	0.78	N m
Weight		ı	5.25	1	g
Flatness	Refer to Figure 5	-50	-	100	μm

Note:

8. Plain washers (ISO 7089-7094) are recommended.




Figure 5. Flatness Measurement Position

Recommended Operation Conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V_{PN}	Supply voltage	Applied between P-NU, NV, NW	0	300	400	V
V_D	Control supply voltage	Applied between $V_{D(H)}$ – COM, $V_{D(L)}$ - COM	13.5	15.0	16.5	V
V_{DB}	High-side bias voltage	Applied between V _{B(U)} -U, V _{B(V)} -V, V _{B(W)} -W	13.5	15.0	18.5	V
dV _D /dt, dV _{DB} /dt	Control supply variation		-1	-	1	V/µs
t _{dead}	Arm shoot-through blocking time	For each input signal	1.0	1	1	μs
f_{PWM}	PWM input frequency	-40°C < T _J < 150°C	-	-	20	kHz
P _{WIN(ON)}	Minimum input pulse	(Note 9)	0.4			μs
P _{WIN(OFF)}	width	(Note 9)	0.4	-	-	μs
COM	COM variation	Between COM - NU, NV, NW (including surge)	-5.0	-	+5.0	V


Note:

9. IPM might not make response if the input signal pulse width is less than $P_{\text{WIN(ON)}}$, $P_{\text{WIN(OFF)}}$.

Rev.1.2 June 2018 **www.aosmd.com** Page 6 of 13




Time Charts of the IPM Protective Function



- (1) Normal operation: IGBT turns on and outputs current.
- (2) Short-circuit current detection (SC trigger).
- (3) All low-side IGBT's gates are hard interrupted.
- (4) All low-side IGBTs turn OFF.
- (5) F_O outputs for t_{FO} =minimum 20 μ s.
- (6) Input = "L" : IGBT OFF.
- (7) Fault output finish, but output current will not turn on until next ON signal ($L\rightarrow H$).
- (8) Normal operation: IGBT turns on and outputs current.

Figure 6. Short-Circuit Protection (Low-side Operation only with the external shunt resistor and RC filter)




- (1) Control supply voltage V_D exceeds under voltage reset level (UV_{DR}), but IGBT turns on by next ON signal (L \rightarrow H).
- (2) Normal operation: IGBT turns on and outputs current.
- (3) V_D level drops to under voltage trip level (UV_{DT}).
- (4) All low-side IGBTs turn OFF in spite of control input condition.
- (5) F_O output for t_{FO} =minimum 20 μ s, but output is extended during V_D keeps below UV_{DR} .
- (6) V_D level reaches UV_{DR}.
- (7) Normal operation: IGBT turns on and outputs current.

Figure 7. Under-Voltage Protection (Low-side, UV_D)


Rev.1.2 June 2018 **www.aosmd.com** Page 7 of 13





- (1) Control supply voltage V_{DB} rises. After the voltage reaches under voltage reset level UV_{DBR} , IGBT turns on by next ON signal (L \rightarrow H).
- (2) Normal operation: IGBT turns on and outputs current.
- (3) V_{DB} level drops to under voltage trip level (UV_{DBT}).
- (4) All high-side IGBTs turn OFF in spite of control input condition, but there is no FO signal output.
- (5) V_{DB} level reaches V_{DBR}.
- (6) Normal operation: IGBT turns on and outputs current.

Figure 8. Under-Voltage Protection (High-side, UV_{DB})




- (1) Normal operation: IGBT turns on and outputs current.
- (2) LVIC temperature exceeds over-temperature trip level (OT_T).
- (3) All low-side IGBTs turn OFF in spite of control input condition.
- (4) F_O outputs for t_{FO}=minimum 20μs, but output is extended during LVIC temperature keeps over OT_T.
- (5) LVIC temperature drops to over-temperature reset level.
- (6) Normal operation: IGBT turns on by the next ON signal $(L\rightarrow H)$.

Figure 9. Over-Temperature Protection (Low-side, Detecting LVIC Temperature)

Rev.1.2 June 2018 **www.aosmd.com** Page 8 of 13



Example of Application Circuit



- (1) If control GND is connected with power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to control GND and power GND at only a point N1 (near the terminal of shunt resistor).
- (2) It is recommended to insert zener diode D1 (24V/1W) between each pair of control supply pins to prevent surge destruction.
- (3) To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally a 0.1-0.22µF snubber capacitor C3 between the P-N1 terminals is recommended.
- (4) R1, C4 of RC filter for preventing protection circuit malfunction is recommended to select tight tolerance, temp-compensated type. The time constant R1*C4 should be set so that SC current is shut down within 2µs. (1.5-2µs is general value). SC interrupting time might vary with the wiring pattern, so the enough evaluation on the real system is necessary.
- (5) R2, C5 of RC filter for temperature monitoring is recommended to select tight tolerance, temp-compensated type. The time constant R2C5 should be set so that V_{OT} has noise immunity. Recommended values of R2 and C5 are 2kΩ and 10nF (10 to 30μs range of time constant).
- (6) To prevent malfunction, the wiring of A, B, C should be as short as possible.
- (7) The point D at which the wiring to CSC filter is divided should be near the terminal of shunt resistor.
- (8) All capacitors should be mounted as close to the terminals as possible. (C1: good temperature, frequency characteristic electrolytic type and C2: 0.1-2μF, good temperature, frequency and DC bias characteristic ceramic type are recommended).
- (9) Input drive is high-active type. There is a minimum 3.5kΩ pull-down resistor in the input circuit of IC. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.

Rev.1.2 June 2018 **www.aosmd.com** Page 9 of 13



- (10) V_{FO} output is open drain type. It should be pulled up to MCU or control power supply (e.g. 5V, 15V) by a resistor that makes I_{FO} up to 1mA. (I_{FO} is estimated roughly by the formula of control power supply voltage divided by pull-up resistor. In the case of pulled up to 5V, $10k\Omega$ (over $5k\Omega$) is recommended).
- (11) Thanks to build-in HVIC, direct coupling to MCU without any opto-coupler or transformer isolation is possible.
- (12) If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause IPM erroneous operation. To avoid such problem, line ripple voltage should meet dV/dt ≤ ±1V/µs, Vripple ≤ 2Vp-p.
- (13) For IPM, it isn't recommended to drive same load by parallel connection with other phase IGBT or other IPM.





Figure 10. Switching Times Definition



Package Dimensions, IPM-5




NOTE
A) PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
MOLD FLASH SHOULD BE LESS THAN 6 MIL.
B) TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
C) CONTROLLING DIMENSION IS MILLIMETER.

CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT. D) \langle > IS REFERENCE

CVADELC	DIMENS	DIMENSIONS IN MILLIMETERS		DIMENSIONS IN INCHES			
SYMBOLS	MIN	NDM	MAX	MIN	NDM	MAX	
Α	9.30	9.70	10.10	0.366	0.382	0.398	
A1	3.30	3,60	3.90	0.130	0.142	0.154	
A2	4.70	5.10	5.50	0.185	0.201	0.217	
A3	1.50	1,60	1.70	0.059	0.063	0.067	
A4	4.20	4.60	5.00	0.165	0.181	0.197	
В	0.40	0.50	0.60	0.016	0.020	0.024	
b	0.50	0.60	0.70	0.020	0.024	0.028	
b1	0.40	0.50	0.60	0.016	0.020	0.024	
b2	0.40	0.50	0.60	0.016	0.020	0.024	
b3	0.60	0.70	0.80	0.024	0.028	0.032	
D	33.10	33.40	33.70	1.303	1.315	1.327	
D1	30,80	31.00	31.20	1,213	1,220	1,228	
D2	30.18	30.48	30.78	1,188	1.200	1,212	
D3	29,93	30,23	30,53	1,178	1,190	1,202	
E	14.70	15.00	15.30	0.579	0.591	0.602	
E1	8.60	9.00	9.40	0.339	0.354	0.370	
E2	1.6	0 REF		0.063 REF			
E3	1.5	0 REF		0,059 REF			
E4	18,30	18.70	19.10	0.720	0.736	0.752	
E5	7.30	7.50	7.70	0.287	0.295	0.303	
E6	1.10	1,50	1.90	0.043	0.059	0.075	
е	2.34	2.54	2.74	0.092	0.010	0.108	
e1	4.88	5.08	5.28	0.192	0.200	0.208	
e2	3,356	3,556	3.756	0.132	0.140	0.148	
е3	1,578	1.778	1.978	0.062	0.070	0.078	
R	1.50	1.60	1.70	0.059	0.063	0.067	
R1	0.40			0.016 REF			
Q	2°-6° 2°-6°						



Package Dimensions, IPM-5A





LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev.1.2 June 2018 www.aosmd.com Page 13 of 13

单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万国半导体)