



ALPHA & OMEGA
SEMICONDUCTOR

AON6452
100V N-Channel MOSFET
SDMOS™

General Description

The AON6452 is fabricated with SDMOS™ trench technology that combines excellent $R_{DS(ON)}$ with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Product Summary

V_{DS}	100V
I_D (at $V_{GS}=10V$)	26A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 25mΩ
$R_{DS(ON)}$ (at $V_{GS} = 7V$)	< 31mΩ



100% UIS Tested
100% R_g Tested



DFN5X6



Top View



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ^G	I_D	26	A
$T_C=100^\circ C$	I_D	17	
Pulsed Drain Current ^C	I_{DM}	60	
Continuous Drain Current	I_{DSM}	6.5	A
$T_A=70^\circ C$	I_{DSM}	5.0	
Avalanche Current ^C	I_{AR}	28	A
Repetitive avalanche energy $L=0.1mH$ ^C	E_{AR}	39	mJ
Power Dissipation ^B	P_D	35	W
$T_C=100^\circ C$	P_D	14	
Power Dissipation ^A	P_{DSM}	2	W
$T_A=70^\circ C$	P_{DSM}	1.25	
Junction and Storage Temperature Range	T_J , T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	24	30	°C/W
Maximum Junction-to-Ambient ^{A,D}		53	64	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	2.7	3.5	°C/W

Electrical Characteristics ($T_J=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V T _J =55°C			10 50	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±25V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	2	3.2	4	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	100			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A T _J =125°C		20.5	25	mΩ
		V _{GS} =7V, I _D =15A		36	43	mΩ
g _F	Forward Transconductance	V _{DS} =5V, I _D =20A		25	31	S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.66	1	V
I _S	Maximum Body-Diode Continuous Current				40	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz	1400	1770	2200	pF
C _{oss}	Output Capacitance		115	165	214	pF
C _{rss}	Reverse Transfer Capacitance		33	55	80	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.3	0.65	1.0	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A	14	28	42	nC
Q _{gs}	Gate Source Charge		4	9	14	nC
Q _{gd}	Gate Drain Charge		6	10	14	nC
t _{D(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =50V, R _L =2.5Ω, R _{GEN} =3Ω		12		ns
t _r	Turn-On Rise Time			4		ns
t _{D(off)}	Turn-Off Delay Time			17		ns
t _f	Turn-Off Fall Time			5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dl/dt=100A/μs	20	29	37	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dl/dt=100A/μs	25	36	46	nC
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dl/dt=500A/μs	12	20	26	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dl/dt=500A/μs	60	82	110	nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ C$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of $150^\circ C$. The value in any given application depends on the user's specific board design, and the maximum temperature of $150^\circ C$ may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(MAX)}=150^\circ C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=150^\circ C$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ C$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^\circ C$. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ C$.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability
(Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)










Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms





电子元器件线上授权代理开拓者
原厂授权 · 正品现货 · 一件即发

单击下面可查看定价，库存，交付和生命周期等信息

[>>AOS\(万国半导体\)](#)