

**General Description**

- Pch+Nch Complementary MOSFET
- Trench Power MOSFET
- Low  $R_{DS(ON)}$
- Low Gate Charge
- Excellent Thermal Performance
- RoHS and Halogen Free Compliant


**Applications**

- Motor Drive
- DC-FAN

**Product Summary**

P-channel(Q1/Q3)	N-channel(Q2/Q4)	
$V_{DS}$ (V) = -30V	$V_{DS}$ (V) = 30V	
$I_D$ = -7A	$I_D$ = 8A	( $V_{GS} = \pm 10V$ )
$R_{DS(ON)} < 27m\Omega$	$R_{DS(ON)} < 21m\Omega$	( $V_{GS} = \pm 10V$ )
$R_{DS(ON)} < 45m\Omega$	$R_{DS(ON)} < 32m\Omega$	( $V_{GS} = \pm 4.5V$ )

100% UIS Tested  
 100% Rg Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONL32328	DFN 4x3A	Tape & Reel	3000

**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

Parameter	Symbol	Max P-Channel Q1/Q3	Max N-Channel Q2/Q4	Units
Drain-Source Voltage	$V_{DS}$	-30	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current	$I_D$	$T_A=25^\circ C$	8	A
		$T_A=70^\circ C$	7	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	-28	32	A
Avalanche Current <sup>C</sup>	$I_{AS}$	-18	12	A
Avalanche energy L=0.1mH <sup>C</sup>	$E_{AS}$	16	7	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_A=25^\circ C$	2.6	W
		$T_A=70^\circ C$	1.6	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		$^\circ C$

**Thermal Characteristics**

Parameter	Symbol	Typ Q1/Q3	Typ Q2/Q4	Max Q1/Q3	Max Q2/Q4	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	48	48	60	60	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A D</sup>		75	75	90	90	

**Q1/Q3 Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =-250μA, V <sub>GS</sub> =0V	-30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			-1 -5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.3	-1.85	-2.4	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-7A T <sub>J</sub> =125°C		22 32	27 40	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5A		35.5	45	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-7A		18		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1A, V <sub>GS</sub> =0V		-0.75	-1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				3	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =-15V, f=1MHz		730		pF
C <sub>oss</sub>	Output Capacitance			140		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			90		pF
R <sub>g</sub>	Gate resistance	f=1MHz		2.1	5	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, I <sub>D</sub> =-7A		12	24	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge			5.6	12	nC
Q <sub>gs</sub>	Gate Source Charge			1.8		nC
Q <sub>gd</sub>	Gate Drain Charge			3		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, R <sub>L</sub> =2.15Ω, R <sub>GEN</sub> =3Ω		7.5		ns
t <sub>r</sub>	Turn-On Rise Time			8.5		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			15		ns
t <sub>f</sub>	Turn-Off Fall Time			4.5		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-7A, di/dt=500A/μs		9		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-7A, di/dt=500A/μs		17		nC

- A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The value in any given application depends on the user's specific board design.
- B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using ≤ 10s junction-to-ambient thermal resistance.
- C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.
- D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300ms pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note F)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

**Q2/Q4 Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.5	2.1	2.6	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =8A T <sub>J</sub> =125°C		17 25	21 31	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A		24.5	32	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =8A		20		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.75	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				3	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz		395		pF
C <sub>oss</sub>	Output Capacitance			67		pF
C <sub>riss</sub>	Reverse Transfer Capacitance			41		pF
R <sub>g</sub>	Gate resistance	f=1MHz	0.9	1.8	2.8	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =8A		6.6	15	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge			3	7	nC
Q <sub>gs</sub>	Gate Source Charge			1.1		nC
Q <sub>gd</sub>	Gate Drain Charge			1.6		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, R <sub>L</sub> =1.80Ω, R <sub>GEN</sub> =3Ω		5		ns
t <sub>r</sub>	Turn-On Rise Time			3		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			15		ns
t <sub>f</sub>	Turn-Off Fall Time			3		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =8A, di/dt=500A/μs		7		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =8A, di/dt=500A/μs		8		nC

A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.

D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300ms pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note F)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


**Gate Charge Test Circuit & Waveform**



**Resistive Switching Test Circuit & Waveforms**



**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**



**Diode Recovery Test Circuit & Waveforms**






Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



单击下面可查看定价，库存，交付和生命周期等信息

[>>AOS\(万国半导体\)](#)