

AOT5N50/AOTF5N50

500V, 5A N-Channel MOSFET

General Description


The AOT5N50 & AOTF5N50 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low $R_{\text{DS(on)}},\,C_{\text{iss}}$ and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.


Product Summary

 $\begin{array}{ll} V_{DS} & 600V@150^{\circ}C \\ I_{D} \ (at \ V_{GS} = 10V) & 5A \\ R_{DS(ON)} \ (at \ V_{GS} = 10V) & < 1.5\Omega \end{array}$

100% UIS Tested 100% R_g Tested







Absolute Maximum Ratings	T _A =25°C unless otherwise note	d
Daramotor	Symbol	_

Parameter		Symbol	AOT5N50	AOTF5N50	Units
Drain-Source Voltage		V_{DS}	500		V
Gate-Source Voltage		V_{GS}	±30		V
Continuous Drain	T _C =25°C		5	5*	
Current	T _C =100°C	'D	3.3	3.3*	Α
Pulsed Drain Current ^C		I_{DM}	18		
Avalanche Current ^C		I _{AR}	2.6		Α
Repetitive avalanche energy ^C		E _{AR}	101		mJ
Single plused avalanche energy ^G		E _{AS}	203		mJ
MOSFET dv/dt ruggedness		dv/dt	,	50	V/ns
Peak diode recovery dv/dt		uv/ut	5		V/115
	T _C =25°C	P _D	104	35.0	W
Power Dissipation ^B	Derate above 25°C	' D	0.8	0.3	W/°C
Junction and Storage Temperature Range		T_J , T_{STG}	-55 to 150		°C
Maximum lead temperature for soldering		T,	3	300	°C

Thermal Characteristics					
Parameter	Symbol	AOT5N50	AOTF5N50	Units	
Maximum Junction-to-Ambient A,D	$R_{\theta JA}$	65	65	°C/W	
Maximum Case-to-sink A	$R_{\theta CS}$	0.5		°C/W	
Maximum Junction-to-Case	$R_{\theta JC}$	1.2	3.6	°C/W	

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V, T_J=25^{\circ}C$	500				
DVDSS	/DSS Dialif-Source Dieakdown voltage	$I_D = 250 \mu A, V_{GS} = 0V, T_J = 150 ^{\circ} C$		600		V	
BV _{DSS}	Breakdown Voltage Temperature	I _D =250µA, V _{GS} =0V				V/°C	
/∆TJ	Coefficient	5 1 7 66		0.55		V/ C	
I _{DSS}	I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =500V, V _{GS} =0V			1	μΑ	
		V _{DS} =400V, T _J =125°C			10		
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±30V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =5V I _D =250μA	3.5	4.1	4.5	V	
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =2.5A		1.1	1.5	Ω	
g _{FS}	Forward Transconductance	V_{DS} =40V, I_{D} =2.5A		6		S	
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.75	1	V	
Is	Maximum Body-Diode Continuous Current				5	Α	
I _{SM}	Maximum Body-Diode Pulsed Current				18	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance		414	517	620	pF	
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =25V, f=1MHz	46	57	68	pF	
C _{rss}	Reverse Transfer Capacitance		3.9	4.9	5.9	pF	
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	1.9	3.8	6	Ω	
SWITCHII	NG PARAMETERS						
Q_g	Total Gate Charge			15.5	19	nC	
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =400V, I_{D} =5A		3.4	4	nC	
Q_{gd}	Gate Drain Charge			7.2	8.6	nC	
t _{D(on)}	Turn-On DelayTime			14.5	17.4	ns	
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =250V, I _D =5A,		29	35	ns	
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$		34.5	41.4	ns	
t _f	Turn-Off Fall Time	7		24	29	ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =5A,dI/dt=100A/μs,V _{DS} =100V		166	199	ns	
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =5A,dI/dt=100A/μs,V _{DS} =100V		1.37	1.6	μС	

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25 $^{\circ}$ C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper

dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C, Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.


D. The R_{0JA} is the sum of the thermal impedence from junction to case R_{0JC} and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. L=60mH, I_{AS} =2.6A, V_{DD} =150V, R_{G} =25 Ω , Starting T_{J} =25° C





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS













 $\label{eq:ID} {\rm I_D}\left({\rm A}\right)$ Figure 3: On-Resistance vs. Drain Current and Ga Voltage

Temperature (° C)
Figure 4: On-Resistance vs. Junction Temperature








V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS












Figure 9: Maximum Forward Biased Safe Operating Area for AOT5N50 (Note F)


Figure 10: Maximum Forward Biased Safe Operating Area for AOTF5N50 (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Pulse Width (s)
Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF5N50 (Note F)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)