

ALPHA & OMEGA SEMICONDUCTOR AOT15S60L/AOB15S60L/AOTF15S60L/AOTF15S60 600V 15A α MOSTM Power Transistor

General Description		Product Summary			
The AOT15S60L & AOB15S60L & AOTF15S60L & AOTF15S60 have been fabricated using the advanced αMOS^{TM} high voltage process that is designed to deliver high levels of performance and robustness in switching applications. By providing low R _{DS(on)} , Q _g and E _{OSS} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.		V _{DS} @ T _{j,max} I _{DM} R _{DS(ON),max} Q _{g,typ} E _{oss} @ 400V 100% UIS Tested 100% R _g Tested		700V 63A 0.29Ω 16nC 3.6μJ	
TO-220	TO 0005	Top View	TO-263	Q D	
TO-220F TO-220F TO-220F TO-220S DPPAK DPPAK C DPPAK C C C C C C C C C C C C C					
AOT15S60L G	AOTF15	S60(L)	G AOB15S60L		
arameter	Symbol	AOT15S60L/AOB15S6	OL AOTF15S60L	Units	
rain-Source Voltage	V _{DS}	600		V	
ate-Source Voltage	V _{GS}	±30		V	
ontinuous Drain T _C =25°C	-I _D	15	15*		
urrent T _C =100°C	Ь	10	10*	A	
ulsed Drain Current ^C	I _{DM}	63			
valanche Current ^C	I _{AR}	2.4		A	
epetitive avalanche energy ^C	E _{AR}	86		mJ	
ngle pulsed avalanche energy ^G	E _{AS}	173		mJ	
T _c =25°C	P _D	208	27.8	W	
ower Dissipation ^B Derate above 25°C	. 0	1.67	0.22	W/ °C	
OSFET dv/dt ruggedness	dv/dt	100		V/ns	
eak diode recovery dv/dt ^H		20 -55 to 150		°C	
Inction and Storage Temperature Range	T _J , T _{STG}	-55 t	0 100	۰	
aximum lead temperature for soldering purpose,	_				
/8" from case for 5 seconds ^J	TL	30	00	°C	
hermal Characteristics	Cumhal			Unite	
Parameter laximum Junction-to-Ambient ^{A,D}	Symbol	AOT15S60L/AOB15S6		Units	
laximum Junction-to-Ambient	R _{eJA}	65	65	°C/W	
	R _{ecs}	0.5		°C/W	
laximum Junction-to-Case	$R_{\theta JC}$	0.6	4.5	°C/W	

* Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250µA, V _{GS} =0V, T _J =25°C	600	-	-		
		I _D =250µA, V _{GS} =0V, T _J =150°C	650	700	-	V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =600V, V _{GS} =0V	-	-	1		
		V _{DS} =480V, T _J =150°C	-	10	-	μΑ	
I _{GSS}	Gate-Body leakage current	$V_{DS}=0V, V_{GS}=\pm 30V$	-	-	±100	nA	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =5V,I _D =250μA	2.5	3.2	3.8	V	
	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =7.5A, T _J =25°C	-	0.254	0.29	Ω	
		V _{GS} =10V, I _D =7.5A, T _J =150°C	-	0.68	0.78	Ω	
V _{SD}	Diode Forward Voltage	I _S =7.5A,V _{GS} =0V, T _J =25°C	-	0.83	-	V	
I _S	Maximum Body-Diode Continuous Current			-	15	Α	
I _{SM}	Maximum Body-Diode Pulsed Current ^C			-	63	А	
DYNAMIC	C PARAMETERS		-				
C _{iss}	Input Capacitance		-	717	-	pF	
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	58	-	pF	
C _{o(er)}	Effective output capacitance, energy related ^H	V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz	-	41.2	-	pF	
C _{o(tr)}	Effective output capacitance, time related ¹	$v_{\rm GS} = 0.0, v_{\rm DS} = 0.00000, 1 = 10012$	-	125.2	-	pF	
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	1.3	-	pF	
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	13.4	-	Ω	
SWITCHI	NG PARAMETERS						
Q _g	Total Gate Charge		-	15.6	-	nC	
Q _{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =480V, I _D =7.5A	-	3.5	-	nC	
Q _{gd}	Gate Drain Charge	1	-	6.0	-	nC	
t _{D(on)}	Turn-On DelayTime		-	24.5	-	ns	
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =400V, I _D =7.5A,	-	22	-	ns	
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$	-	84	-	ns	
t _f	Turn-Off Fall Time	1	-	24	-	ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =7.5A,dI/dt=100A/µs,V _{DS} =400V	-	282	-	ns	
l _m	Peak Reverse Recovery Current	I _F =7.5A,dI/dt=100A/µs,V _{DS} =400V	-	26	-	Α	
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =7.5A,dI/dt=100A/μs,V _{DS} =400V	-	4.5	-	μC	

A. The value of R $_{\rm 0JA}$ is measured with the device in a still air environment with T $_{\rm A}$ =25 $^{\circ}$ C.

B. The power dissipation P_{D} is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C, Ratings are based on low frequency and duty cycles to keep initial T_{.1} =25° C.

D. The R_{ux} is the sum of the thermal impedance from junction to case R_{uc} and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsin k, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. L=60mH, I_{AS} =2.4A, V_{DD} =150V, Starting T_J =25° C


H. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.


1. $C_{o(r)}^{(er)}$ is a fixed capacitance that gives the same charging time as $C_{oss}^{(er)}$ while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}^{(er)}$. J. Wavesoldering only allowed at leads.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 16: Normalized Maximum Transient Thermal Impedance for AOTF15S60L (Note F)




Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)