

AOTF20N40/AOTF20N40L

400V,20A N-Channel MOSFET

General Description


The AOTF20N40 & AOTF20N40L is fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications.By providing low R_{DS(on)}, C_{iss} and C_{rss} along with guaranteed avalanche capability this parts can be adopted quickly into new and existing offline power supply designs.


Product Summary

 $\begin{array}{lll} V_{DS} & & 500@150{^{\circ}} \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & & 20A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & & < 0.25\Omega \end{array}$

100% UIS Tested 100% R_g Tested







	amuica natad
Absolute Maximum Ratings T ₄ =25°C unless oth	erwise noted

Parameter		Symbol	AOTF20N40	AOTF20N40L	Units
Drain-Source Voltage		V _{DS}	400		V
Gate-Source Voltage		V_{GS}	±30		V
Continuous Drain	T _C =25°C		20*	20*	
Current	T _C =100°C	I _D	13*	13*	Α
Pulsed Drain Current ^C		I _{DM}	54		
Avalanche Current ^C		I _{AR}	6		Α
Repetitive avalanche energy ^C		E_{AR}	540		mJ
Single pulsed avalanche energy ^G		E _{AS}	1080		mJ
Peak diode recovery dv/dt		dv/dt	5		V/ns
	T _C =25°C	—P _D	50	40	W
Power Dissipation ^B	Derate above 25°C	- P	0.4	0.3	W/°C
Junction and Storage Temperature Range		T_J, T_STG	-55 to 150		°C
Maximum lead tempe	rature for soldering				
purpose, 1/8" from case for 5 seconds		T_L	300		°C
Thermal Characteris	stics				
Parameter		Symbol	AOTF20N40	AOTF20N40L	Units
Maximum Junction-to-Ambient A,D		$R_{\theta JA}$	65	65	°C/W
Maximum Junction-to-Case		$R_{\theta JC}$	2.5	3.1	°C/W

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
STATIC PARAMETERS										
BV_{DSS}	Drain-Source Breakdown Voltage	I_D =250 μ A, V_{GS} =0V, T_J =25°C	400							
		$I_D = 250 \mu A, V_{GS} = 0V, T_J = 150 ^{\circ}C$		500		V				
BV _{DSS}	Zero Gate Voltage Drain Current	ID=250µA, VGS=0V		0.4		V/°C				
/∆TJ	Zoro Gato Voltago Brain Garrent	•		0.4		V/ C				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =400V, V _{GS} =0V			1	μА				
		V _{DS} =320V, T _J =125°C			10	F				
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm30V$			±100	nA				
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =5V, I _D =250μA	3.0	3.7	4.3	V				
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS}=10V$, $I_D=10A$		0.2	0.25	Ω				
g FS	Forward Transconductance	V_{DS} =40V, I_{D} =10A		20		S				
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.7	1	V				
Is	Maximum Body-Diode Continuous Current				20	Α				
I _{SM}	Maximum Body-Diode Pulsed Current				54	Α				
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		1510	1898	2290	pF				
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =25V, f=1MHz	145	212	290	pF				
C _{rss}	Reverse Transfer Capacitance	1	9	15	21	pF				
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	1.5	3	4.5	Ω				
SWITCHING PARAMETERS										
Q_g	Total Gate Charge		28	37	45	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =320V, I_{D} =20A		12		nC				
Q_{gd}	Gate Drain Charge	1		12		nC				
t _{D(on)}	Turn-On DelayTime			44		ns				
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =200V, I _D =20A,		87		ns				
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$		96		ns				
t _f	Turn-Off Fall Time	1		59		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A,dI/dt=100A/μs,V _{DS} =100V	220	285	345	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A,dI/dt=100A/μs,V _{DS} =100V	3	3.9	4.8	μС				

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25 $^\circ$ C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150° C, Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The R $_{\theta JA}$ is the sum of the thermal impedance from junction to case R $_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.


G. L=60mH, I_{AS} =6A, V_{DD} =150V, R_{G} =25 Ω , Starting T_{J} =25 $^{\circ}$ C




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{DS} (Volts)
Figure 1: On-Region Characteristics



V_{GS}(Volts) Figure 2: Transfer Characteristics



 $\label{eq:ldots} \textbf{I}_{\text{D}}\left(\textbf{A}\right)$ Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature





Figure 5: Break Down vs. Junction Temperature





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 9: Maximum Forward Biased Safe Operating Area for AOTF20N40 (Note F)





Figure 10: Maximum Forward Biased Safe Operating Area for AOTF20N40L (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF20N40L (Note F)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms





单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)