







### **General Description**

The AOZ1039DI is a high efficiency, easy to use, 8 A synchronous buck regulator. The AOZ1039DI provides up to 8 A of continuous output current with an output voltage adjustable from 1.2 V to 0.8 V when the input power rail is 12 V. For higher output voltage and/or lower input voltage, the output current should be derated according to thermal performance.

The AOZ1039DI comes in a DFN5x6 is rated over a -40 °C to +85 °C operating ambient temperature range.

#### **Features**

- 4.5 V to 18 V operating input voltage range
- Synchronous Buck: 70 m $\Omega$  internal high-side switch and 11 m $\Omega$  internal low-side switch (at 12 V)
- Up to 95% efficiency
- Internal soft start
- Output voltage adjustable to 0.8 V
- 8 A continuous output current
- Cycle-by-cycle current limit
- Pre-bias start-up
- Short-circuit protection
- Thermal shutdown

### **Applications**

- Point of load DC/DC converters
- LCD TV
- Set top boxes
- DVD and Blu-ray players/recorders
- Cable modems



### **Typical Application**




Figure 1. 1.05 V 8 A Synchronous Buck Regulator, Fs = 450 kHz



### **Ordering Information**


Part Number	Ambient Temperature Range Package Environme		Environmental
AOZ1039DI	-40 °C to +85 °C	5x6 DFN-8	Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Please visit www.aosmd.com/web/quality/rohs\_compliant.jsp for additional information.

### **Pin Configuration**




### **Pin Description**

Pin Number	Pin Name	Pin Function
1	PGND	Power ground. PGND needs to be electrically connected to AGND.
2	VIN	Supply voltage input. When VIN rises above the UVLO threshold and EN is logic high, the device starts up.
3	AGND	Analog ground. AGND is the reference point for controller section. AGND needs to be electrically connected to PGND.
4	FB	Feedback input. The FB pin is used to set the output voltage via a resistive voltage divider between the output and AGND.
5	COMP	External loop compensation pin. Connect a RC network between COMP and AGND to compensate the control loop.
6	EN	Enable pin. Pull EN to logic high to enable the device. Pull EN to logic low to disable the device. If on/off control in not needed, connect EN to VIN. Do not leave EN open.
7,8	NC	Not connected.
Exposed pad	LX	Switching node. LX is the drain of the internal PFET. LX is used as the thermal pad of the power stage.



### **Block Diagram**



### **Absolute Maximum Ratings**

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	20 V
LX to AGND	-0.7 V to V <sub>IN</sub> +0.3 V
LX to AGND (20 ns)	-5 V to 22 V
EN to AGND	-0.3 V to V <sub>IN</sub> +0.3 V
FB, COMP to AGND	-0.3 V to 6 V
PGND to AGND	-0.3 V to +0.3 V
Junction Temperature (T <sub>J</sub> )	+150 °C
Storage Temperature (T <sub>S</sub> )	-65 °C to +150 °C
ESD Rating <sup>(1)</sup>	2.0 kV

#### Note:

1. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5 k $\Omega$  in series with 100 pF.

### **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	4.5 V to 18 V
Output Voltage Range	0.8 V to 1.2 V
Ambient Temperature (T <sub>A</sub> )	-40 °C to +85 °C
Package Thermal Resistance 5x6 DFN-8 (⊕ <sub>JA</sub> ) <sup>(2)</sup>	40 °C/W

#### Note:

2. The value of  $\Theta_{JA}$  is measured with the device mounted on a 1-in<sup>2</sup> FR-4 board with 2 oz. Copper, in a still air environment with  $T_A$  = 25 °C. The value in any given application depends on the user's specific board design.

Rev. 1.2 September 2011 **www.aosmd.com** Page 3 of 13



### **Electrical Characteristics**

 $T_A$  = 25 °C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $V_{OUT}$  = 1.1 V unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40 °C to +85 °C.


Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V <sub>IN</sub>	Supply Voltage		4.5		18	V
V <sub>UVLO</sub>	Input Under-voltage Lockout	V <sub>IN</sub> rising		4.1		V
	Threshold	V <sub>IN</sub> falling		3.7		V
I <sub>IN</sub>	Supply Current (Quiescent)	I <sub>OUT</sub> = 0, VFB = 1.2 V, V <sub>EN</sub> > 2 V		1.6	2.5	mA
I <sub>OFF</sub>	Shutdown Supply Current	V <sub>EN</sub> = 0 V		1	10	μА
$V_{FB}$	Feedback Voltage	T <sub>A</sub> = 25 °C	0.788	0.8	0.812	V
	Load Regulation			0.1		%
	Line Regulation			0.02		% / V
I <sub>FB</sub>	Feedback Voltage Input Current				200	nA
V <sub>EN</sub>	EN Input Threshold	Off threshold			0.8	V
		On threshold	2			V
V <sub>HYS</sub>	EN Input Hysteresis			100		mV
	EN Leakage Current				1	μА
MODULATO	DR					
f <sub>O</sub>	Frequency		400	450	500	kHz
D <sub>MAX</sub>	Maximum Duty Cycle		90			%
T <sub>MIN</sub>	Controllable Minimum On Time				150	ns
	Current Sense Transconductance			8.3		A/V
	Error Amplifier Transconductance			200		μ <b>A</b> /V
PROTECTI	ON					
I <sub>LIM</sub>	Current Limit		8.5	9		А
	Over-temperature Shutdown Limit	T <sub>J</sub> rising		150		°C
		T <sub>J</sub> falling		100		°C
V <sub>OVP</sub>	Over-voltage Protection	Off threshold		0.96		V
	Over-voltage Protection Hysteresis			100		mV
t <sub>D</sub>	Over-voltage Protection Delay			120		μS
t <sub>SS</sub>	Soft Start Time		4.5	6	7.5	ms
OUTPUT S	TAGE		•		•	
	High-side Switch On-resistance	V <sub>IN</sub> = 12V		70		mΩ
	Low-side Switch On-resistance	V <sub>IN</sub> = 12V		11		mΩ
		•				


Rev. 1.2 September 2011 **www.aosmd.com** Page 4 of 13





### **Typical Performance Characteristics**

Circuit of Figure 1.  $T_A$  = 25 °C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $V_{OUT}$  = 1.1 V unless otherwise specified.

















### **Efficiency**



### **Detailed Description**

The AOZ1039DI is a current-mode step down regulator with an integrated high-side PMOS switch and a low-side NMOS switch. The AOZ1039DI provides up to 8 A of continuous output current with an output voltage adjustable from 1.2 V to 0.8 V when the input power rail is 12 V. For higher output voltage and/or lower input voltage, the output current should be derated according to thermal performance. Features include enable control, power-on reset, input under voltage lockout, output over voltage protection, fixed internal soft-start and thermal shut down.

#### **Enable and Soft Start**

The AOZ1039DI has internal soft start feature to limit inrush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when the input voltage rises to 4.1 V and voltage on the EN pin is HIGH

The EN pin of the AOZ1039DI is active high. Connect the EN pin to VIN if enable function is not used. Pulling EN to ground will disable the AOZ1039DI. Do not leave it open. The voltage on the EN pin must be above 2 V to enable the AOZ1039DI. When voltage on EN falls below 0.8 V, the AOZ1039DI is disabled. If an application circuit requires the AOZ1039DI to be disabled, an open drain or open collector circuit should be used to interface to the EN pin.

### **Steady-State Operation**

Under heavy load steady-state conditions, the converter operates in fixed frequency and Continuous-Conduction Mode (CCM).

The AOZ1039DI integrates an internal P-MOSFET as the high-side switch. Inductor current is sensed by amplifying the voltage drop across the drain to source of the high side power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference of the FB pin voltage and reference voltage is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal, which is the sum of inductor current signal and ramp compensation signal, at the PWM comparator input. If the current signal is less than the error voltage, the internal high-side switch is on. The inductor current flows from the input through the inductor to the output. When the current signal exceeds the error voltage, the high-side switch is off. The inductor current is freewheeling through the internal low-side N-MOSFET switch to output. The internal adaptive FET driver guarantees no turn on overlap of both the high-side and the low-side switch.



Compared with regulators using freewheeling Schottky diodes, the AOZ1039DI uses a freewheeling NMOSFET to realize synchronous rectification. This greatly improves the converter efficiency and reduces power loss in the low-side switch.

The AOZ1039DI uses a P-Channel MOSFET as the high-side switch. This saves the bootstrap capacitor normally seen in a circuit using an NMOS switch.

#### **Output Voltage Programming**

Output voltage can be set by feeding back the output to the FB pin by using a resistor divider network as shown in Figure 1. The resistor divider network includes  $R_1$  and  $R_2$ . Usually, a design is started by picking a fixed  $R_2$  value and calculating the required  $R_1$  with equation below:

$$V_{\rm O} = 0.8 \times \left(1 + \frac{R_1}{R_2}\right)$$

AOZ1039DID uses asymmetric Rdson of the high-side PMOS and low-side NMOS to optimize high input and the low output application. Maximum output current should be derated if the output voltage is equal to or higher than 1.5 V or if  $V_{\text{IN}}$  is a 5 V power bus, based on thermal performance.

#### **Protection Features**

The AOZ1039DI has multiple protection features to prevent system circuit damage under abnormal conditions.

#### Over Voltage Protection (OVP)

The AOZ1039DI has two over voltage protection functions. First, once FB voltage is over 960 mV, the AOZ1039DI turns off both the low-side and the high-side MOSFETs to prevent either further output overshoot or excessive negative current.

#### **Over Current Protection (OCP)**

The sensed inductor current signal is also used for over current protection. Since the AOZ1039DI employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The COMP pin voltage is limited to be between 0.4 V and 2.5 V internally. The peak inductor current is automatically limited cycle by cycle.

When the output is shorted to ground under fault conditions, the inductor current decays very slowly during a switching cycle because the output voltage is 0 V. To prevent catastrophic failure, a secondary current limit

is designed inside the AOZ1039DI. The measured inductor current is compared against a preset voltage which represents the current limit. When the output current is more than current limit, the high side switch will be turned off. The converter will initiate a soft start once the over-current condition is resolved.

#### **Under Voltage Lockout (UVLO)**

A power-on reset circuit monitors the input voltage. When the input voltage exceeds 4.1 V, the converter starts operation. When input voltage falls below 3.7 V, the converter will be shut down.

#### **Thermal Protection**

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and high side PMOS if the junction temperature exceeds 150 °C. The regulator will restart automatically, under the control of soft-start circuit, when the junction temperature decreases to 100 °C.

### **Application Information**

The basic AOZ1039DI application circuit is show in Figure 1. Component selection is explained below.

#### **Input Capacitor**

The input capacitor must be connected to the VIN pin and the PGND pin of the AOZ1039DI to maintain steady input voltage and filter out the pulsing input current. The voltage rating of the input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times \left(1 - \frac{V_O}{V_{IN}}\right) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of the input capacitor current can be calculated by:

$$I_{CIN\_RMS} = I_{O} \times \sqrt{\frac{V_{O}}{V_{IN}}} \left(1 - \frac{V_{O}}{V_{IN}}\right)$$

if we let m equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$



The relationship between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 2. It can be seen that when  $V_O$  is half of  $V_{IN},\,C_{IN}$  is under the worst current stress. The worst current stress on  $C_{IN}$  is at 0.5 x  $I_O$ .




Figure 2. I<sub>CIN</sub> vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have a current rating higher than  $I_{CIN\_RMS}$  at the worst operating conditions. Ceramic capacitors are preferred as input capacitors because of their low ESR and high current rating. Depending on the application circuits, other low ESR tantalum capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors should be used for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on a certain life time. Further de-rating may need to be considered for long term reliability.

#### Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times \left(1 - \frac{V_O}{V_{IN}}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires a larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also

reduces RMS current through the inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on the inductor is designed to be 20 % to 40 % of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on the inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. However, they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

#### **Output Capacitor**

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{O} = \Delta I_{L} \times \left( ESR_{CO} + \frac{1}{8 \times f \times C_{O}} \right)$$

where,

CO is output capacitor value, and

 $\mathsf{ESR}_\mathsf{CO}$  is the equivalent series resistance of the output capacitor.

When a low ESR ceramic capacitor is used as the output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{O} = \Delta I_{L} \times \frac{1}{8 \times f \times C_{O}}$$



If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{O} = \Delta I_{L} \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum capacitors are recommended as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{\text{CO\_RMS}} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, the output capacitor could be overstressed.

#### **Loop Compensation**

The AOZ1039DI employs peak current mode control for easy of use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It also greatly simplifies the compensation loop design.

With peak current mode control, the buck power stage can be simplified to be a one-pole and one-zero system in the frequency domain. The pole is dominant pole can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_{O} \times R_{I}}$$

The zero is a ESR zero due to the output capacitor and its ESR. It is can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_{O} \times ESR_{CO}}$$

where;

CO is the output filter capacitor,

R<sub>I</sub> is load resistor value, and

ESR<sub>CO</sub> is the equivalent series resistance of output capacitor.

The compensation design shapes the converter control loop transfer function to get desired gain and phase. Several different types of compensation network can be

used for the AOZ1039DI. For most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1039DI, FB pin and COMP pin are the inverting input and the output of internal error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where:

 $G_{EA}$  is the error amplifier transconductance, which is 200 x 10<sup>-8</sup>  $^{A}\!/V$ .

 $G_{VEA}$  is the error amplifier voltage gain, which is 500 V/V, and  $C_C$  is the compensation capacitor in Figure 1.

The zero given by the external compensation network, capacitor  $C_{C}$  and resistor  $R_{C}$ , is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$

To design the compensation circuit, a target crossover frequency  $f_{\rm C}$  for close loop must be selected. The system crossover frequency is where control loop has unity gain. The crossover is the also called the converter bandwidth. Generally a higher bandwidth means faster response to load transient. However, the bandwidth should not be too high because of system stability concerns. When designing the compensation loop, converter stability under all line and load condition must be considered.

Usually, it is recommended to set the bandwidth to be equal or less than 1/10 of switching frequency.

The strategy for choosing  $R_C$  and  $C_C$  is to set the cross over frequency with  $R_C$  and set the compensator zero with  $C_C$ . Using selected crossover frequency,  $f_C$ , to calculate  $R_C$ :

$$R_C = f_C \times \frac{V_O}{V_{FB}} \times \frac{2\pi \times C_C}{G_{FA} \times G_{CS}}$$

where:

 $f_C$  is the desired crossover frequency. For best performance,  $f_C$  is set to be about 1/10 of the switching frequency;

 $V_{FB}$  is 0.8V,

 $G_{EA}$  is the error amplifier transconductance, which is 200 x  $10^{\text{-8}}\,\text{A/V},$  and

 $G_{CS}$  is the current sense circuit transconductance, which is 8.3  $\mbox{A/V}$ 



The compensation capacitor  $C_C$  and resistor  $R_C$  together make a zero. This zero is put somewhere close to the dominate pole  $f_{p1}$  but lower than 1/5 of the selected crossover frequency.  $C_C$  can is selected by:

$$C_C = \frac{1.5}{2\pi \times R_C \times f_{P1}}$$

The above equation can be simplified to:

$$C_C = \frac{C_O \times R_L}{R_C}$$

An easy-to-use application software which helps to design and simulate the compensation loop can be found at <a href="https://www.aosmd.com">www.aosmd.com</a>.

# Thermal Management and Layout Considerations

In the AOZ1039DI buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pad, to the filter inductor, to the output capacitor and load, and then returns to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from the inductor, to the output capacitors and load, to the low side NMOSFET. Current flows in the second loop when the low side NMOSFET is on.

In PCB layout, minimizing the two area of the two loops reduces the noise of the circuit and improves efficiency. A ground plane is strongly recommended to connect the input capacitor, the output capacitor, and the PGND pin of the AOZ1039DI.

In the AOZ1039DI buck regulator circuit, the major power dissipating components are the AOZ1039DI and the output inductor. The total power dissipation of the converter circuit can be measured as input power minus output power:

$$P_{total\_loss} = V_{IN} \times I_{IN} - V_{O} \times I_{O}$$

The power dissipation of the inductor can be approximately calculated by the output current and DCR value of the inductor:

$$P_{inductor\_loss} = I_0^2 \times R_{inductor} \times 1.1$$

The actual junction temperature can be calculated by the power dissipation of the AOZ1039DI and the thermal impedance from junction to ambient:

$$T_{junction} = (P_{total\_loss} - P_{inductor\_loss}) \times \Theta_{JA}$$

The maximum junction temperature of the AOZ1039DI is 150 °C, which limits the maximum load current capability.


The thermal performance of the AOZ1039DI is strongly affected by the PCB layout. Care should be taken by during the design process to ensure that the IC will operate under the recommended environmental conditions.


The AOZ1039DI is a DFN 5x6 package. Several layout tips are listed below for the best electric and thermal performance.


- The exposed pad (LX) is connected to the internal PFET and NFET drains. Connected a large copper plane to the LX pad for thermal dissipation.
- Do not use thermal relief connection to the VIN pin and the PGND pin. Pour a maximized copper area to the PGND pin and the VIN pin to help thermal dissipation.
- 3. The input capacitor should be connected as close as possible to the VIN pin and the PGND pin.
- A ground plane is preferred. If a ground plane is not used, separate PGND from AGND and connect them only at one point to avoid the PGND pin noise coupling to the AGND pin.
- 5. Make the current trace from LX pad to L to Co to the PGND as short as possible.
- Pour copper plane on all unused board area and connect to stable DC nodes, like VIN, GND or VOUT.
- 7. Keep sensitive signal trace away from the LX pad.



### Package Dimensions, 5x6 DFN, 8L










### **RECOMMENDED LAND PATTERN**



#### **Dimensions in millimeters**

Symbols	Min.	Nom.	Max			
Α	0.85	0.90	1.00			
A1	0.00		0.05			
b	0.35	0.40	0.45			
С	0.15	0.20	0.25			
D	ļ	5.20 BSC				
D2	4.20	4.35	4.50			
D3	D3 1.23 1.38					
Е	5.55 BSC					
E1	6.05 BSC					
E2	0.72	1.03				
E3	0.85	0.975	1.10			
E4	3.00	3.15	3.30			
е	,	1.27 BSC				
L	0.47	0.575	0.68			
L1	0	-	0.10			
L2	1.375	1.475	1.575			
L3	0.20	0.30	0.40			
L4	1.30	1.40	1.50			
θ	0°		10 °			

#### Dimensions in inches

Symbols	Min.	Nom.	Max			
Α	0.033	0.035	0.039			
A1	0.000	0.000				
b	0.014	0.016	0.018			
С	0.006	0.008	0.010			
D	0	.205 BSC				
D	0.167	0.171	0.175			
D3	0.048	0.060				
E	0.219 BSC					
E1	0.238 BSC					
E2	0.028	0.041				
Е	0.033	0.038	0.043			
Е	0.118	0.124	0.130			
е	0	.050 BSC				
L	0.019	0.023	0.027			
L1	0	0.004				
L2	0.054	0.058	0.062			
L3	0.008	0.012	0.016			
L4	0.051	0.055	0.059			
θ	0°		10 °			


### Notes:

- 1. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils each.
- 2. Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.




### Tape and Reel Dimensions, 5x6 DFN, 8L

### **Carrier Tape**




UNIT: MM

Package	A0	В0	K0	D0	D1	Е	E1	E2	P0	P1	P2	Т
DFN 5x6 (12mm)	1	5.45 ±0.10				12.00 ±0.30		5.50 ±0.10		4.00 ±0.10		0.30 ±0.05




#### **Leader/Trailer and Orientation**



Rev. 1.2 September 2011 www.aosmd.com Page 12 of 13



### **Part Marking**



This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

#### LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.2 September 2011 **www.aosmd.com** Page 13 of 13

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>AOS(万代)