

AOZ2263VQI-02

28V/12A VID Control Synchronous EZBuck™ Regulator

General Description

The AOZ2263VQI-02 is a high-efficiency, easy-to-use DC/DC synchronous buck regulators capable of operation from a 4V to 28V input bus. The device is capable of supplying 12A of continuous output current with an output voltage adjustable from 0.8V to 1.05V by controlling VID0 and VID1 signals.

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range.

The devices feature multiple protection functions such as VCC under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2263VQI-02 is available in a 4mm×4mm QFN-22L package and is rated over a -40°C to +85°C ambient temperature range.

Features

- Wide input voltage range:
 - 4V to 28V
- 12A continuous output current
- 2 bits programmable output voltage adjustable from 0.8V to 1.05V
- Low R_{DS(ON)} internal NFETs
 - $11m\Omega$ high-side
 - $7m\Omega$ low-side
- Constant On-Time with input feed-forward
- Ripple Reduction at light load
- Remote sense
- Low Power Mode
- Ceramic capacitor stable
- Fixed soft start
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Over voltage protection
- Thermal shutdown
- Thermally enhanced 22-pin 4m×4m QFN


Applications

- Portable computers
- Compact desktop PCs
- Servers
- Graphics cards
- Set top boxes
- LCD TVs
- Cable modems
- Point of load dc/dc converters
- Telecom/Networking/Datacom equipment





Typical Application



Ordering Information


| Part Number | Ambient Temperature Range | Package | Environmental | | |
|---------------|---------------------------|------------------|---------------|--|--|
| AOZ2263VQI-02 | -40°C to +85°C | 22-Pin 4m×4m QFN | Green Product | | |



All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards.

Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



www.aosmd.com



Pin Description

| Pin Number | Pin Name | Pin Function |
|--------------------|----------|---|
| 1 | VID0 | VID Interface. |
| 2 | AGND | Analog Ground. |
| 3 | RGND | Remote Sensing GND. Connection to GND of the load. |
| 4 | VOUT | Output Voltage Feedback Input. Connection to the output voltage. |
| 5 | LPM | Low Power Mode Control Pin. |
| 6 | PGOOD | Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage for or higher than 1.2V. PGOOD is pulled low during soft-start and shut down. |
| 7, 8, 9 | IN | Supply Input. IN is the regulator input. All IN pins must be connected together. |
| 10, 11, 16, 17, 18 | LX | Switching Node. |
| 12, 13, 14, 15 | PGND | Power Ground. |
| 19 | EN | Enable Input. The AOZ2263VQI-02 is enabled when EN is pulled high. The device shuts down when EN is pulled low. Assert EN to high for power-up after IN and VCC are well supplied |
| 20 | BST | Bootstrap Capacitor Connection. The AOZ2263VQI-02 includes an internal bootstrap diode. Connect an external capacitor between BST and LX as shown in Typical Application diagram. |
| 21 | VCC | Supply Input for analog functions. Bypass VCC to AGND with a a 4.7μ F~10 μ F ceramic capacitor. Place the capacitor close to VCC pin. |
| 22 | VID1 | VID Interface. |



Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

| Parameter | Rating |
|--|-----------------|
| IN to AGND | -0.3V to 30V |
| IN to LX ⁽¹⁾ | -0.3V to 30V |
| LX to AGND ⁽²⁾ | -0.7V to 30V |
| BST to AGND | -0.3V to 36V |
| PGND to AGND | -0.3V to +0.3V |
| Other Pins to AGND | -0.3V to 6V |
| Junction Temperature (T _J) | +150°C |
| Storage Temperature (T _S) | -65°C to +150°C |
| ESD Rating-HBM ⁽³⁾ | 2kV |
| ESD Rating-CDM | 1kV |

Notes:

1. IN to LX Transient (t<20ns) ------ -7V to V_{IN} +7V.

2. LX to PGND Transient (t<20ns) ----- -7V to $V_{IN}\mbox{+}7V.$

3. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: $1.5 k\Omega$ in series with 100pF.

Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{IN} = 12V$, $V_{CC} = 5V$, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

| Symbol | Parameter | Conditions | Min. | Тур. | Max | Units | |
|-----------------------|---|---|------|------------|-----|--------|--|
| V _{IN} | IN Supply Voltage | | 4 | | 28 | V | |
| V _{UVLO} | Under-Voltage Lockout Threshold of V _{CC} | V_{CC} rising V_{CC} falling | | 4.5 4.1 | | V | |
| I _q | Quiescent Supply Current of V _{CC} | I_{OUT} = 0A, V_{EN} > 2V, \overline{LPM} is high | | 350 | | μA | |
| I _{LPM} | Low Power Mode Supply Current of V_{CC} | I_{OUT} = 0A, V_{EN} > 2V, \overline{LPM} is low | | 70 | 100 | μA | |
| I _{OFF} | Shutdown Supply Current | V _{EN} = 0V | | 1 | 2 | μA | |
| V _{OUT} | | VID[1,0]=00 | -1% | 0.80 | 1% | | |
| | Output Voltage | VID[1,0]=01 | -1% | 0.95 | 1% | v | |
| | | VID[1,0]=10 | -1% | 1.00 | 1% | v | |
| | | VID[1,0]=11 | -1% | 1.05 | 1% | | |
| T _{LPM_EXIT} | TLPM_EXIT | LPM(L to H) | 15 | | 235 | μs | |
| VID0 and VI | D1 | | | | | | |
| V _{ID} | VID0&VID1 Input Threshold | Low threshold High threshold | 2.6 | | 0.3 | V | |
| V _{ID_HYS} | VID0&VID1 Input Hysteresis | | | 2 | | V | |
| Low Power | Mode | | | | | | |
| V _{LPM} | LPM Input Threshold | Off threshold On threshold | 1.4 | | 0.6 | V V | |
| V _{LPM_HYS} | LPM Input Hysteresis | | | 300 | | mV | |

Maximum Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating ratings.

| Parameter | Rating |
|--|-----------------|
| Supply Voltage (V _{IN}) | 4V to 28V |
| Output Voltage Range | 0.8V to 1.05V |
| Ambient Temperature (T _A) | -40°C to +85°C |
| Operating Junction Temperature (T _J) | -40°C to +145°C |
| Package Thermal Resistance | |
| (θ_{JA}) | 32°C/W |
| (θ _{JC}) | 4°C/W |




Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{IN} = 12V$, $V_{CC} = 5V$, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

| Symbol | Parameter | Conditions | Min. | Тур. | Max | Units |
|----------------------|--|---|------|------------|-----|---------|
| Modulator | | | | | | |
| f _{SW} | Operating Frequency | From DCM into CCM condition (Steady State) | | 600 | 700 | kHz |
| | | V _{IN} =12V, VID[1,0]=00 | | 110 | | |
| т | Normal On Time | V _{IN} =12V, VID[1,0]=01 | | 130 | | |
| T _{ON} | Normal Off Time | V _{IN} =12V, VID[1,0]=10 | | 140 | | ns |
| | | V _{IN} =12V, VID[1,0]=11 | | 150 | | |
| T _{OFF_MIN} | Minimum Off Time | | | 400 | | |
| Soft-Start | | | | | | |
| T _{SS_OUT} | SS Time | For PGOOD signal is pulled high | | 1.5 | 4.5 | ms |
| Power Goo | d Signal | | | | | |
| V _{PG_LOW} | PGOOD Low Voltage | I _{OL} = 1mA | | | 0.5 | V |
| | PGOOD Leakage Current | | | | ±1 | μΑ |
| V _{PGH} | PGOOD Threshold (Low level to High level) | VOUT rising | | 90 | | % |
| V _{PGL} | PGOOD Threshold (High level to Low level) | VOUT rising (over 5µs) VOUT falling | | 1.2 85 | | V % |
| | PGOOD Threshold Hysteresis | | | 5 | | % |
| Under-Volta | age and Over-Voltage Protection | | | | • | |
| V _{PL} | Under-Voltage Threshold | VOUT falling | | 50 | | % |
| V _{PH} | Over-Voltage Threshold | VOUT rising | | 1.2 | | V |
| Power Stag | je Output | | 1 | • | | • |
| R _{DS(ON)} | High-Side NFET On-Resistance | V _{IN} = 12V, V _{CC} = 5V | | 11 | | mΩ |
| | High-Side NFET Leakage | V _{EN} = 0V, V _{LX} = 0V | | | 10 | μA |
| R _{DS(ON)} | Low-Side NFET On-Resistance | V _{LX} = 12V, V _{CC} = 5V | | 7 | | mΩ |
| | Low-Side NFET Leakage | V _{EN} = 0V | | | 10 | μA |
| Enable | | • | | | | • |
| V _{EN} | EN Input Threshold | Off threshold On threshold | 1.3 | | 0.6 | V V |
| V _{EN_HYS} | EN Input Hysteresis | | | 300 | | mV |
| | nt and Thermal Protection | • | | | | |
| I _{LIM_SC} | Source Current Limit | V _{CC} = 5V | 18 | | | Α |
| I _{LIM_SK} | Sink Current Limit | $V_{CC} = 5V$ | 12 | | | Α |
| _ | Thermal Shutdown Threshold | T _J rising T _J falling | | 150 100 | | °C ℃ |
| Over-curre | nt and Thermal Protection | | 1 | | | |
| R _{DIS} | Discharge Resistance | V _{EN} = 0V, V _{DS} = 0.1V | | 70 | | Ω |




Functional Block Diagram








 T_A = 25°C, V_{IN} = 12V, V_{OUT} = 0.8V (VID[1:0]=00), L = 0.22 \mu H unless otherwise specified.














Full Load Start-up (LPM)








 T_A = 25°C, V_{IN} = 12V, V_{OUT} = 0.95V (VID[1:0]=01), L = 0.22 \mu H unless otherwise specified.







Full Load Start-up (Enable) VPG (5V/div) ILX (10A/div) ΕN (5V/div) V_O (2V/div) 5-00 Weby 18.8 Aldin 5. 19.00000 V 8 mAlcr5st -19 Toase -1.0 mc Trigge 500 paidw Stap 12.5 MS 2.5 05% 64ge 500µs/div




Full Load Start-up (LPM)









 T_A = 25°C, V_{IN} = 12V, V_{OUT} = 1.0V (VID[1:0]=10), L = 0.22 \mu H unless otherwise specified.







Full Load Start-up (Enable) VPG (5V/div) ILX (10A/div) EN (5V/div) Vo (1V/div) S00uS/div



100µs/div

Full Load Start-up (LPM)






Rev 2.0 December 2020

Vo


Timebase 1 (1V/div)




 T_A = 25°C, V_{IN} = 12V, V_{OUT} = 1.05V (VID[1:0]=11), L = 0.22 \mu H unless otherwise specified.











Full Load Start-up (LPM)







Rev 2.0 December 2020




 T_A = 25°C, V_{IN} = 12V, VID Change, L = 0.22µH unless otherwise specified.




VID Change 0.8V to 1.0V VID0 (5V/div) VID1 (5V/div)





50µS/div













Rev 2.0 December 2020




 T_A = 25°C, V_{IN} = 12V, VID Change, L = 0.22µH unless otherwise specified.







VID Change 0.95V to 1.05V





VID Change 1.05V to 0.95V













Detailed Description


The AOZ2263VQI-02 is a high-efficiency, easy-to-use DC/DC synchronous buck regulators capable of operation from a 4V to 28V input bus. The device is capable of supplying 12A of continuous output current with an output voltage adjustable from 0.8V to 1.05V by controlling VID0 and VID1 signals.

Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulators can be stable with ceramics output capacitor. Protection features include V_{CC} under-voltage lockout, cycle-by-cycle current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2263VQI-02 is available in 22-pin 4mm×4mm QFN package.

Enable and Soft Start

The AOZ2263VQI-02 has internal soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when V_{CC} rises to 4.5V and voltage on EN pin and LPM pin are HIGH. The output voltage follows the internal voltage of soft-start (V_{SS}) when it is lower than initial output voltage. When V_{SS} is higher than initial output voltage, the voltage of VOUT pin is regulated by internal precise band-gap voltage. Moreover, the soft start period between EN and PGOOD is 1.5ms. The soft start sequence of AOZ2263VQI-02 is shown in Figure 1.



Constant-On-Time PWM Control with Input Feed-Forward

The control algorithm of AOZ2263VQI-02 is constant-ontime PWM Control with input feed-forward.

The simplified control schematic is shown in Figure 2. The high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage (IN). The one-shot is triggered when the internal setting output voltage is higher than the combined information of output voltage and the AC current information of inductor and load line signal, which is processed and obtained through the sensed low-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other V² constant-on time control schemes.




Figure 2. Simplified Control Schematic

True Current Mode Control

The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The AOZ2263VQI-02 senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the VOUT pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

Figure 1. Soft Start Sequence



Auto-Skip Mode

The AOZ2263VQI-02 has the auto-skip mode control function to achieve higher efficiency at light load condition. When the output current decreases, the inductor current also reduces. If the inductor current valley point reaches to zero current, the AOZ2263VQI-02 operates at auto-skip mode. It means the zero current is the boundary between pulse-width mode and auto-skip mode. As the inductor current reaches to zero current, the Iow-side MOSFET is turned off, and then the AOZ2263VQI-02 operates at tri-state for auto-skip mode. Until output voltage is less than reference voltage, the on time signal is triggered to turn on high-side MOSFET.

Moreover, When the VID changes to a lower setting point, the regulator output still switches to discharge by 64 cycles on time at slew down mode. The slew down mode illustration is shown in Figure 3.




Figure 3. Slew Down Mode Illustration

2 Bits Programmable VID/Low Power Mode

The AOZ2263VQI-02 implements an output voltage adjustment by controlling VID0 and VID1 signals. Table 1 shows the output voltage for corresponding VID setting.

| V _{OUT} Setting | LPM Logic | VID0 Logic | VID1 Logic |
|-----------------------------|-----------|------------|------------|
| 0V | L | Х | Х |
| 0.80V | Н | L | L |
| 0.95V | Н | Н | L |
| 1.00V | Н | L | Н |
| 1.05V | Н | Н | Н |

| Table 1. Output | Voltage for | Corresponding | VID Setting |
|-----------------|-------------|---------------|-------------|
| Table L. Oulpul | vullaue iui | Concesponding | VID Selling |

The AOZ2263VQI-02 can select low power mode for power saving, which implement the minimum power consumption at standby mode. When LPM pin is low, the output voltage level is set to 0V, and disabled the VID0 and VID1 signal. The output voltage is allowed to adjust by controlling VID0, VID1 signals and LPM pin must be high.

Remote Sensing Function

The AOZ2263VQI-02 provides the remote sensing function to implement better load regulation in high current application. The VOUT and RGND pins need to connect to the load terminal by kelvin-sensing method. It can compensate the voltage drop from PCB ESR to the setting output voltage that we want. The remote sensing traces (VOUT and RGND return trace) should be far away against from switching signals and high current paths on PCB application. Figure 4 shows the remote sensing connection.




Figure 4. Remote Sensing Connection

Current-Limit Protection

The AOZ2263VQI-02 has the current-limit protection by using R_{dson} of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off time (400nS typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current limit.

After 16 switching cycles, the AOZ2263VQI-02 considers this is a true failed condition and thus turns-off both high-side and low-side MOSFET and latches off. Only trigger the enable again can restart the AOZ2263VQI-02.

Output Voltage Under-voltage Protection

If the output voltage is lower than 50% by over-current or short circuit, AOZ2263VQI-02 turns-off both high-side and low-side MOSFET and latches off. Only trigger the enable again can restart the AOZ2263VQI-02.



Output Voltage Over-voltage Protection

The threshold of OVP is set on 1.2V. When the output voltage exceeds the OVP threshold, high-side and low-side MOSFET are turned-off. If the time is over 5µs for the output voltage is higher than the OVP threshold, AOZ2263VQI-02 is latched-off. Only trigger the enable again can restart the AOZ2263VQI-02.

Power Good Output

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is higher than 1.2V, the PGOOD is also pulled low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.

Ripple Reduction

When switching frequency is down to half of setting during auto-skip mode, AOZ2263VQI-02 actively reduces on-time pulse width to reduce inductor current ripple and output voltage ripple. Ripple reduction not only reduces half of voltage ripple but also decreased the chance of acoustic noise under light load.

Application Information

The basic AOZ2263VQI-02 application circuit is shown in Typical Application diagram. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the IN pins and PGND pin of the AOZ2263VQI-02 to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7 μ F, should be connected to the V_{CC} pin and AGND pin for stable operation of the AOZ2263VQI-02. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_o}{f \times C_{IN}} \times (1 - \frac{V_o}{V_{IN}}) \times \frac{V_o}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor.For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN_RMS} = I_O \times \sqrt{\frac{V_O}{V_{IN}} (1 - \frac{V_O}{V_{IN}})}$$

if let *m* equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 5. It can be seen that when V_O is half of V_{IN} , C_{IN} is under the worst current stress. The worst current stress on C_{IN} is 0.5·I_O..




Figure 5. I_{CIN} vs. Voltage Conversion Ratio



For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN-RMS} at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times (1 - \frac{V_O}{V_{IN}})$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

AOZ2263VQI-02 is designed for fast transient application, like VRTT testing. So 0.22uH inductance is the best choice.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_O = \Delta I_L \times (ESR_{CO} + \frac{1}{8 \times f \times C_O})$$

where C_O is output capacitor value and ESR_{CO} is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_o = \Delta I_L \times \frac{1}{8 \times f \times C_o}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{O} = \Delta I_{L} \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{CO_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.



Thermal Management and Layout Consideration

In the AOZ2263VQI-02 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the IN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ2263VQI-02.

In the AOZ2263VQI-02 buck regulator circuit, the major power dissipating components are the AOZ2263VQI-02 and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total_loss} = V_{IN} \cdot I_{IN} - V_O \cdot I_O$$

The power dissipation of inductor can be approximately calculated by DCR of inductor and output current.

$$P_{indcutor \ loss} = I_O^2 \cdot R_{inductor} \cdot 1.1$$

The actual junction temperature can be calculated with power dissipation in the AOZ2263VQI-02 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total_loss} - P_{inductor_loss}) \cdot \Theta_{JA} + T_A$$

The maximum junction temperature of AOZ2263VQI-02 is 150°C, which limits the maximum load current capability.


The thermal performance of the AOZ2263VQI-02 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.



Layout Guidelines


Several layout tips are listed below for the best electric and thermal performance.

- 1. Connected a small copper plane to LX pin to have lower noise interference area.
- 2. The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
- 3. Input capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
- 4. Decoupling capacitor C_{VCC} should be connected to V_{CC} and AGND as close as possible.
- 5. Keep sensitive signal traces such as output trace and RGND trace far away from the LX pins.
- 6. Let VID0, VID1, and <u>LPM</u> pin to use AGND
- Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.







Package Dimensions, QFN 4x4-22L, EP2_S









BOTTOM VIEW

| RECOMMENDED LAND PATTERN |
|--|
| $\begin{array}{c} 0.60 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0.27 \\ 0.045 \\ 0.25 \\ 0$ |
| |

| CYA DOL C | DIMENS | SIONS IN MILLI | METERS | DIMENSIONS IN INCHES | | | |
|-----------|--------|----------------|--------|----------------------|-----------|-------|--|
| SYMBOLS | MIN | NOM | MAX | MIN | NOM | MAX | |
| А | 0.80 | 0.90 | 1.00 | 0.031 | 0.035 | 0.039 | |
| A1 | 0.00 | | 0.05 | 0.000 | | 0.002 | |
| A2 | | 0.2 REF | | | 0.008 REF | 2 | |
| E | 3.90 | 4.00 | 4.10 | 0.153 | 0.157 | 0.161 | |
| E1 | 2.95 | 3.05 | 3.15 | 0.116 | 0.120 | 0.124 | |
| E2 | 1.65 | 1.75 | 1.85 | 0.065 | 0.069 | 0.073 | |
| E3 | 2.95 | 3.05 | 3.15 | 0.116 | 0.120 | 0.124 | |
| D | 3.90 | 4.00 | 4.10 | 0.153 | 0.157 | 0.161 | |
| D1 | 0.65 | 0.75 | 0.85 | 0.026 | 0.030 | 0.034 | |
| D2 | 0.75 | 0.85 | 0.95 | 0.029 | 0.033 | 0.037 | |
| D3 | 1.10 | 1.20 | 1.30 | 0.043 | 0.047 | 0.051 | |
| L | 0.35 | 0.40 | 0.45 | 0.014 | 0.016 | 0.018 | |
| L1 | 0.57 | 0.62 | 0.67 | 0.022 | 0.024 | 0.026 | |
| L2 | 0.23 | 0.28 | 0.33 | 0.009 | 0.011 | 0.013 | |
| L3 | 0.57 | 0.62 | 0.67 | 0.022 | 0.024 | 0.026 | |
| L4 | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 | |
| L5 | 0.17 | 0.27 | 0.37 | 0.007 | 0.011 | 0.015 | |
| b | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| e | | 0.50 BSC | | | 0.020 BSC | | |

NOTE

1. CONTROLLING DIMENSION IS MILLIMETER.

CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

2. TOLERANCE :±0.05 UNLESS OTHERWISE SPECIFIED.

3. RADIUS ON ALL CORNER ARE 0.152 MAX., UNLESS OTHERWISE SPECIFIED.

4. PACKAGE WARPAGE: 0.012 MAX.

5. NO ANY PLASTIC FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

6. PAD PLANARITY: ±0.102

7. CRACK BETWEEN PLASTIC BODY AND LEAD IS NOT ALLOWED.

κ

Tape and Reel Dimensions, QFN 4x4-22L, EP2_S


+ P1 P2 D E1 (+)(+)(+)(+)(+)(f)(+)(+)ł E2 ł Е B0 K0 -D0 P0 🗕 A0 🗕 **Feeding Direction**

| UNIT: mm | | | | - | - | | | | | | | |
|-------------------|---------------|---------------|---------------|--------------|------------------|----------------|---------------|---------------|---------------|---------------|---------------|---------------|
| Package | A0 | В0 | К0 | D0 | D1 | Е | E1 | E2 | P0 | P1 | P2 | т |
| QFN 4x4 (12mm) | 4.35 ±0.10 | 4.35 ±0.10 | 1.10 ±0.10 | 1.50 Min. | 1.50 +0.10/-0 | 12.00 ±0.30 | 1.75 ±0.10 | 5.50 ±0.05 | 8.00 ±0.10 | 4.00 ±0.10 | 2.00 ±0.05 | 0.30 ±0.05 |

— W1 S G N Μ – W -| |-UNIT: mm

| Tape Size | Reel Size | М | N | w | W1 | н | К | S | G | R | v |
|-----------|-----------|--------|-------|-----------|-----------|-------|------|------|---|---|---|
| 12mm | ø330 | ø330.0 | ø79.0 | 12.4 | 17.0 | ø13.0 | 10.5 | 2.0 | - | _ | _ |
| | | ±2.0 | ±1.0 | +2.0/-0.0 | +2.6/-1.2 | ±0.5 | ±0.2 | ±0.5 | | | |

Leader/Trailer and Orientation




Reel

Carrier Tape



Part Marking



Note:

Assembly Location – YWLT/YWLT/YWLT

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.aosmd.com

单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)