

AOZ5019 High-Current, High-Performance DrMOS Power Module

General Description

The AOZ5019 is a high efficiency synchronous buck power stage module consisting of two asymmetrical MOSFETs and an integrated driver. The MOSFETs are individually optimized for operation in the synchronous buck configuration. The high side MOSFET has low capacitance and gate charge for fast switching with low duty cycle operation. The low side MOSFET has ultra low $R_{DS(ON)}$ to minimize conduction losses.

The AOZ5019 is intended for use with TTL and tri-state compatible, which allows both power MOSFETs to be turned off.

A number of features are provided making the AOZ5019 a highly versatile power module. The boot supply diode is integrated in the driver. The low side MOSFET can be driven into diode emulation mode to provide asynchronous operation when required. The pin-out is optimized for low inductance routing of the converter keeping the parasitics and their effects to the minimum.

Features


- 4.5 V to 25 V input voltage range
- 4.5 V to 5.5 V driver supply range
- Up to 30 A output current
- Up to 1.5 MHz PWM operation
- Tri-state PWM input
- Undervoltage protection
- Integrated boot supply diode
- Diode Emulation mode of operation
- Small 5x3.5 QFN-23L package

Applications

- Servers
- Notebook computers
- VRMs for motherboards
- Point of load DC/DC converters
- Memory and graphic cards
- Video gaming consoles



Typical Application Circuit






Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ5019QI	-40 °C to +85 °C	5x3.5 QFN-23L	Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration




5x3.5 QFN-23 (Top View)



Pin Description

Pin Number	Pin Name	Pin Function
1	SMOD	Skip Mode input. When the pin is held active low, Diode Emulation or Skip Mode is enabled for the LS FET.
2	VCC	Control and Driver supply input. Nominal 5 V.
3	воот	Gate drive supply for the HS FET. Nominal 5 V. The bootstrap diode is internal to the module. Connect a 0.1 μ F or higher ceramic capacitor between VSWH node at pin 5.
4	GH	Gate of the HS FET. Used for module testing during production. No user connections.
5	VSWH	Switching or phase node connected to source of high side MOSFET and drain of the low side MOSFET. Electrically attached to the LS FET drain tab, this pin is dedicated for BOOT Cap connection and needs to be connected to Pin 13 externally on PCB.
6, 7, 8	VIN	Power input to the switching MOSFETs. Attached to the HS FET drain tab.
9, 10, 11, 12, 17, 18	PGND	Power ground.
13, 14, 15, 16	VSWH	Switching or phase node connected to source of high side MOSFET and drain of the low side MOSFET. Electrically attached to the LS FET drain tab.
19	GL	Gate of the LS FET. Used for module testing during production. No user connections.
20	CGND	Control or analog ground for return of control signals and bypass capacitors.
21	VIN	Power input to the switching MOSFETs. Attached to the HS FET drain tab.
22	EN	Disable pin for the controller. Both gates are held active low when EN is grounded.
23	PWM	Pulse Width Modulated Tri-State input from external controller.

Functional Block Diagram



Rev. 2.1 April 2014 **www.aosmd.com** Page 3 of 13



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Supply Voltage (VIN)	-0.3 V to 30 V
Switch Node Voltage (VSWH)	-0.3 V to 30 V
Switch Node Voltage Transient ⁽¹⁾	38V
Bootstrap Voltage (VBOOT)	-0.3 V to 30 V
VBOOT Voltage Transient (1)	40 V
Supply and Gate Drive Voltages: {VCC, (VBOOT – VSWH)}	-0.3 V to 7 V
Control Inputs (PWM, SMOD, EN)	-0.3 V to VCC +0.3 V
Storage Temperature (T _S)	-65 °C to +150 °C
Junction Temperature (T _J)	150 °C
ESD Rating ⁽²⁾	2 kV

Notes:

- 1. Peak voltages can be applied for 100 nS per switching cycle.
- 2. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5 k Ω in series with 100 pF.

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (VIN)	4.5 V to 25 V
Supply and Gate Drive Voltages {VCC, (VBOOT – VSWH)}	4.5 V to 5.5 V
Control Inputs (PWM, SMOD, EN)	0 V to VCC - 0.3 V
Operating Frequency	200 kHz to 1.5 MHz

Electrical Characteristics⁽³⁾

 T_A = 25°C, V_{IN} = 12V, V_{CC} = 5 V unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
VIN	Operating Voltage		4.5		25	V
VCC			4.5		5.5	V
R ₀ JC ⁽⁴⁾	Thermal Resistance	PCB Temp = 100 °C		3		°C / W
R _{0JA} (4)		AOS Evaluation Board		10		°C / W
INPUT SUP	PLY AND UVLO					
V _{CC}	Undervoltage Lockout	V _{CC} Rising		3.5	3.9	V
V _{CCHYST}				550		mV
I _{VCC}	Control Circuit Bias Current	EN = 0, VCC = 5 V		50	75	μΑ
		EN = High, V _{PWM} = Open		350	500	μΑ
		EN = High, V _{PWM} = 0 V		650		μΑ
I _{VC}	Drive Circuit Operating	EN = High, V _{PWM} = 300 kHz @ 50%		25		mA
	Current	EN = High, V _{PWM} = 1 MHz @ 50%		60		mA
PWM INPU	Т					
V_{PWMH}	PWM Input High Threshold	V _{PWM} Rising, VCC = 5 V	3.6	3.9	4.1	V
V_{PWML}	PWM Input Low Threshold	V _{PWM} Falling, VCC = 5 V	0.8	1.0	1.2	V
I _{PWM}	PWM Pin Input Current	Source or Sink, V _{PWM} = 0 V to 5 V		±250		μΑ
V_{TRIH}	PWM Input Tri-State	V _{PWM} Rising, VCC = 5 V	1.0	1.3	1.6	V
V_{TRIL}	Threshold	V _{PWM} Falling, VCC = 5 V	3.4	3.7	4.0	V
V _{TRRH}	Tri-State Threshold	V _{PWM} Rising, VCC = 5 V		280		mV
V_{TRFH}	Hysteresis	V _{PWM} Falling, VCC = 5 V		170		mV



Electrical Characteristics⁽³⁾ (Continued) $T_A = 25^{\circ}C$, $V_{IN} = 12V$, $V_{CC} = 5 V$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
EN INPUT			•			
V _{ENON}	Outputs Enable Threshold	VCC = 5 V	2.0			V
V _{ENOFF}	Outputs Disable Threshold	VCC = 5 V			0.8	V
I _{EN}	EN Pin Input Current	Source or Sink		±10		μΑ
SMOD INPL	JT					
V _{SMODH}	SMOD Enable Threshold	VCC = 5 V	2.0			V
V _{SMODL}	SMOD Disable Threshold	VCC = 5 V			0.8	V
I _{SMOD}	SMOD Pin Input Current	Source or Sink		±10		μΑ
GATE DRIV	ER TIMINGS					
t _{PDLU}	PWM to HS Gate	PWM H \rightarrow L, GH H \rightarrow L		18		ns
t _{PDLL}	PWM to LS Gate	$PWM L \rightarrow H, GL H \rightarrow L$		25		ns
t _{PDHU}	LS to HS Gate Deadtime	$GL H \rightarrow L, GH L \rightarrow H$		20		ns
t _{PDHL}	HS to LS Gate Deadtime	$GHH \rightarrow L, GLL \rightarrow H$		20		ns
t _{TSSHD}	Tri-State Shutdown Delay			150		ns
t _{PTS}	Tri-State Propagation Delay			35		ns


Notes:


- 4. All voltages are specified with respect to the corresponding GND pin
- 5. Characterisation value. Not tested in production.





Typical Performance Characteristics


Unless otherwise noted, V_{CC} = 5 V, F_{SW} = 800 kHz, L_{OUT} = 200 nH, V_{OUT} = 1.8 V, I_{OUT} = 20 A, module loss measured on AOS evaluation board at T_A = 25 °C natural convection. Module loss does not include inductor loss.

















Rev. 2.1 April 2014 **www.aosmd.com** Page 6 of 13





Typical Performance Characteristics (Continued)














Rev. 2.1 April 2014 **www.aosmd.com** Page 7 of 13

Timing Diagram




Figure 13. Timing Diagram

Application Information

AOZ5019QI is a fully integrated power module designed to work over an input voltage range of 4.5 V to 25 V with 5 V supplies for gate drive and internal control circuits. A number of features are provided making the AOZ5019QI a highly versatile power module. High side and low side power MOSFETs are combined in one package with the pin outs optimized for power routing with minimum parasitic inductances. The MOSFETs are individually tailored for efficient operation as either high side or low side switches in a low duty cycle synchronous buck converter. A high current driver is also included in the package which minimizes the gate drive loop and results in extremely fast switching. The modules are fully compatible with Intel DrMOS specification Rev 4.0 in form fit and function.

Powering the Module and the Gate Drives

An external supply VCC of 5 V is required for driving the MOSFETs. The MOSFETs are designed with low gate thresholds so that lower drive voltage can be used to reduce the switching and drive losses without compromising the conduction losses. The integrated gate driver is capable of supplying several amperes of peak current into the LS FET to achieve extremely fast switching. A ceramic bypass capacitor of 1 μ F or higher is recommended from VCC to CGND. For effective filtering it is strongly recommended to have a direct connection from this Capacitor to CGND, see Figure 14.

The boost supply for driving the high side MOSFET is generated by connecting a small capacitor between

BOOT pin and the switching node VSWH. It is recommended that this capacitor Cboot be connected as close as possible to the device across pins 3 and 5. Boost diode is integrated into the package. Rboot is an optional resistor used by designers to slow down the turn on speed of the high side MOSFET. The value is a compromise between the need to keep both the switching time and VSWH node spikes as low as possible and is typically 1Ω to $5\ \Omega$.

Undervoltage Lockout and Enable

VCC is monitored for UVLO conditions and both outputs are actively held low unless adequate gate supply is available. The under-voltage lockout is set at 3.5 V with a 550 mV hysteresis. Since the PWM control signals are provided typically from an external controller or a digital processor extra care must be taken during start up.

The AOZ5019QI must be powered up and enabled before the PWM input is applied. It should be ensured that PWM signal goes through a proper soft start sequence to minimize inrush current in the converter during start up. Powering the module with a full duty cycle PWM signal already applied may lead to a number of undesirable consequences as explained below.

Outputs can also be turned off through the DISB pin. When this input is grounded the drivers are disabled and held active low. The module is in standby mode with low quiescent current of less than 75 μ A.



IMPORTANT: If the EN is used it is necessary to ensure proper coordination with soft start and enable features of the external PWM controller in the system. Every time AOZ5019QI is disabled through EN there will be no output and the external controller may enter into open loop and put out a PWM signal with maximum duty ratio possible. If the AOZ5019QI is re-enabled by taking EN high, there will be extremely large inrush currents while the output voltage builds up again which may drive the system into current limit. There might be undesirable consequences such as inductor saturation, overloading of the input or even a catastrophic failure of the device. It is recommended that the PWM controller be disabled when AOZ5019QI is disabled or non operational because of UVLO. The PWM controller should always be enabled with a soft start to minimize stresses on the converter.

In general it should be noted that AOZ5019QI is a combination of two MOSFETs with an unintelligent driver, all of which are optimized for switching at the highest efficiency. Other than UVLO and thermal protection, it does not have any monitoring or protection functions built in. The PWM controller should be designed in to perform these functions under all possible operating and transient conditions.

Input Voltage VIN

AOZ5019QI is rated to operate over a wide input range of 4.5 V to 25 V. As with any other synchronous buck converter, large pulse currents at high frequency and extremely high di/dt rates will be drawn by the module during normal operation. It is strongly recommended to bypass the input supply very close to package leads with X7R or X5R quality ceramic capacitors.

The high side MOSFET in AOZ5019QI is optimized for fast switching with low duty ratios. It has ultra low gate charges which have been achieved as a trade off with higher R_{DS(ON)} value. When the module is operated at low VIN the duty ratio will be higher and conduction losses in the HS FET will also be correspondingly higher. This will be compensated to some extent by reduced switching losses. The total power loss in the module may appear to be low even though in reality the HS MOSFET losses may be disproportionately high. Since the two MOSFETs have their own exposed pads and PCB copper areas for heat dissipation, the HS FET may be much hotter than the LS FET. It is recommended that worst case junction temperature be measured and ensured to be within safe limits when the module is operated with high duty ratios.

PWM Input

AOZ5019QI is offered in two versions which can be interfaced with PWM logic compatible with either 5 V (TTL) or 3V (CMOS). Refer to Figure 13 for the timing and propagation delays between the PWM input and the gate drives. The PWM is also a tri-state compatible input. When the input is high impedance or unconnected both the gate drives will be off and the gates are held active low. The PWM Threshold Table (Table 1) lists the thresholds for high and low level transitions as well as tristate operation. As shown in Figure 13, there is a hold off delay between the time PWM signal enters the tri-state window and the corresponding gate drive is pulled low. This delay is typically 170 ns and intended to prevent spurious triggering of the tri-state mode which may be caused either by noise induced glitches in the PWM waveform or slow rise and fall times.

Table 1. PWM Input and Tri-State Thresholds

$\textbf{Thresholds} \rightarrow$	V _{PWMH}	V _{PWML}	V _{TRIH}	V _{TRIL}
AOZ5019QI	3.9 V	1.0 V	1.3 V	3.7 V

Note: See Figure 13 for propagation delays and tri-state window.

Diode Mode Emulation of Low Side MOSFET (SMOD)

AOZ5019QI can be operated in the diode emulation or skip mode using the SMOD pin. This is useful if the converter has to operate in asynchronous mode during start up, light load or under pre bias conditions. If SMOD is taken high, the controller will use the PWM signal as reference and generate both the high and low side complementary gate drive outputs with the minimal delays necessary to avoid cross conduction. When the pin is taken low the HS FET drive is not affected but diode emulation mode is activated for the LS FET. See Table 2 for a comprehensive view of all logic inputs and corresponding drive conditions.

Table 2. Control Logic Truth Table

EN	SMOD	PWM	GH	GL
L	Х	Х	L	L
Н	L	Н	Н	L
Н	L	L	L	See Note
Н	Х	Tri-State	L	L
Н	Н	Н	Н	L
Н	Н	L	L	Н

Note: Diode emulation mode is activated when SMOD pin is held low.



Gate Drives

AOZ5019QI has an internal high current high speed driver that generates the floating gate drive for the HS FET and a complementary drive for the LS FET. Propagation delays between transitions of the PWM waveform and corresponding gate drives are kept to the minimum. An internal shoot through protection scheme ensures that neither MOSFET turns on while the other one is still conducting, thereby preventing shoot through condition of the input current. When the PWM signal makes a transition from H to L or L to H, the corresponding gate drive GH or GL begins to turn off. The adaptive timing circuit monitors the falling edge of the gate voltage and when the level goes below 1V, the complementary gate driver is turned on. The dead time between the two switches is minimized, at the same time preventing cross conduction across the input bus. The adaptive circuit also monitors the switching node VSWH and ensures that transition from one MOSFET to another always takes place without cross conduction, even under transient and abnormal conditions of operation.

The gate pins GH and GL are brought out on pins 4 and 19 respectively. However these connections are not made directly to MOSFET gate pads and their voltage measurement may not reflect the actual gate voltage applied inside the package. The gate connections are primarily for functional tests during manufacturing and no connections should be made to them in the application.

PCB Layout Guidelines

AOZ5019 is a high current module rated for operation up to 1.5 MHz. This requires extremely fast switching speeds to keep the switching losses and device temperatures within limits. Having a robust gate driver integrated in the package eliminates driver-to-MOSFET gate pad parasitics of the package or PCB. While excellent switching speeds are achieved, correspondingly high levels of dv/dt and di/dt will be observed throughout the power train which requires careful attention to PCB layout to minimize voltage spikes and other transients. As with any synchronous

buck converter layout, the critical requirement is to minimize the area of the primary switching current loop, formed by the HS FET, LS FET and the input bypass capacitor Cin. The PCB design is somewhat simplified because of the optimized pin out in AOZ5019QI. The bulk of VIN and PGND pins are located adjacent to each other and the input bypass capacitors should be placed as close as possible to these pins. The area of the secondary switching loop, formed by LS FET, output inductor and output capacitor Cout is the next critical parameter, this requires second layer or "Inner 1" should always be an uninterrupted GND plane with sufficient GND vias placed as close as possible to by-pass Capacitors GND pads. MOSFETs in the package are directly attached to individual exposed pads, VIN and PGND to simplify thermal management. Using vias, Both VIN and GND pads should be attached to VIN and GND plane directly as shown below. Thermal reliefs should be avoided to ensure proper heat dissipation to the board. Vcc By-pass capacitor CVcc should connect directly to CGND as shown below, use a via to connect CGND directly to GND, connect Cboot and Rboot directly to pins 3 and 5.

Figure 14 illustrates the various copper pours and bypass capacitor locations.







Figure 14. PCB Layout Illustration



Package Dimensions, QFN3.5x5_23L EP2_S








SIDE VIEW

BOTTOM VIEW

RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Тур.	Max.					
Α	1.00	1.10	1.20					
A1	0.00	-	0.05					
A2	0.2 REF							
Е	4.90	5.00	5.10					
E1	1.63	1.73	1.83					
E2	1.15	1.25	1.35					
D1	1.65	1.75	1.85					
D	3.40	3.50	3.60					
L	0.35	0.40	0.45					
L1	0.22	0.27	0.32					
L2	0.30	0.35	0.40					
L3	0.58	0.63	0.68					
L4	1.02	1.12	1.22					
L5	0.58	0.63	0.68					
b	0.20	0.25	0.30					
d	0.33	0.38	0.43					
f	0.70	0.75	0.80					
е	(0.50 BSC)					

Dimensions in inches

Symbols	Min.	Тур.	Max.
Α	0.039	0.043	0.047
A1	0.000	-	0.002
A2	0	.008 RE	F
E	0.193	0.197	0.201
E1	0.064	0.068	0.072
E2	0.045	0.049	0.053
D1	0.065	0.069	0.073
D	0.134	0.138	0.142
L	0.014	0.016	0.018
L1	0.009	0.011	0.013
L2	0.012	0.014	0.016
L3	0.023	0.025	0.027
L4	0.040	0.044	0.048
L5	0.023	0.025	0.027
b	0.008	0.010	0.012
d	0.013	0.015	0.017
f	0.028	0.030	0.031
е	(0.02 BSC)

Note:


Controlling dimension are in millimeters. Converted inch dimensions are not necessarily exact.

Rev. 2.1 April 2014 **www.aosmd.com** Page 11 of 13



Tape and Reel Dimensions, QFN3.5x5_23L EP2_S


Carrier Tape



UNIT: MM


Package	A0	В0	K0	D0	D1	Е	E1	E2	P0	P1	P2	Т
QFN3.5x5 (12mm)	3.89 ±0.10	5.31 ±0.10	1.30 ±0.10	1.50 MIN.	1.50 +0.1 -0.0	12.0 ±0.30	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05

Reel



Tape Size	Reel Size	М	N	W	W1	Н	S	K	G	R	٧
12mm	Ø330	Ø330 ±2.00	Ø101.6 ±2.00	12.40 +2.00 -0.00	12.40 +3.00 -0.20	Ø13.20 ±0.30	1.70-2.60				


Leader/Trailer and Orientation



Rev. 2.1 April 2014 **www.aosmd.com** Page 12 of 13



Part Marking



LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 2.1 April 2014 **www.aosmd.com** Page 13 of 13

单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)