



General Description

The AOZ5066 is a high efficiency synchronous buck power stage module consisting of two asymmetrical MOSFETs and an integrated driver. The MOSFETs are individually optimized for operation in the synchronous buck configuration. The high side MOSFET has low capacitance and gate charge for fast switching with low duty cycle operation. The low side MOSFET has ultra low $R_{DS(ON)}$ to minimize conduction losses.

The AOZ5066 is available with two PWM options. AOZ5066QI is intended for use with TTL compatible PWM inputs. AOZ5066QI-01 has lower thresholds on the PWM signal and can operate with 3V inputs. All other parameters are identical for the two versions. Both versions are tri-state compatible that allows both power MOSFETs to be turned off.

A number of features are provided making the AOZ5066 a highly versatile power module. The boot supply diode is integrated in the driver. The low side MOSFET can be driven into diode emulation mode to provide asynchronous operation when required. The pinout is optimized for low inductance routing of the converter keeping the parasitics and their effects to the minimum.


Features

- Fully complies with Intel DrMOS Rev 4.0 specifications
- 4.5V to 25V input voltage range
- 4.5V to 5.5V driver supply range
- Up to 60A output current
- Up to 1MHz PWM operation
- Tri state PWM input
- Undervoltage protection
- Integrated boot supply diode
- Diode Emulation mode of operation
- Thermal shutdown alarm with flag
- Small 6x6 QFN-40L package

Applications

- Servers
- VRMs for motherboards
- Point of load DC/DC converters
- Memory and graphic cards
- Video gaming consoles





Typical Application Circuit




Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ5066QI	-40°C to +85°C	6x6 QFN-40L	Green Product
AOZ5066QI-01	-40 C 10 +65 C	UXU QI'N-4UL	Gieen Flouuci



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration




Rev. 3.0 December 2013

Pin Description

Pin Number	Pin Name	Pin Function
1	SMOD	Skip Mode input. When the pin is held active low, Diode Emulation or Skip Mode is enabled for the LS FET.
2	VCIN	Control supply input. Nominal 5V. Can be derived from the gate drive supply VDRV with an RC filter for noise bypass.
3	VDRV	Gate drive supply input. Nominal 5V.
4	BOOT	Gate drive supply for the HS FET. Nominal 5V. The bootstrap diode is internal to the module. Connect a 0.1μ F or higher ceramic capacitor between VSWH node at pin 7.
5, 37	CGND	Control or analog ground for return of control signals and bypass capacitors. Attached to exposed pad in the driver section.
6	GH	Gate of the HS FET. Used for module testing during production. No user connections.
7	VSWH	Switching or the phase node for bootstrap capacitor connection.
8 to 14	VIN	Power input to the switching MOSFETs. Attached to the HS FET drain tab.
15	VSWH	Switching or the phase node pin. Not for power connections.
16 to 28	PGND	Power ground.
29 to 35	VSWH	Switching or phase node connected to source of high side MOSFET and drain of the low side MOSFET. Electrically attached to the LS FET drain tab.
36	GL	Gate of the LS FET. Used for module testing during production. No user connections.
38	THDN	Open drain output of the thermal shutdown circuit. Active low.
39	DISB#	Disable pin for the controller. Both gates are held active low when DISB# is grounded.
40	PWM	Pulse Width Modulated Tri State input from external controller.

Functional Block Diagram





Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Supply Voltage (VIN)	-0.3V to 30V
Switch Node Voltage (VSWH) (1)	-8V to 30V
Bootstrap Voltage (VBOOT)	-0.3V to 30V
VBOOT Voltage Transient (1)	36V
Supply and Gate Drive Voltages {VCIN, VDRV, (VBOOT – VSWH)}	-0.3V to 7V
Control Inputs (PWM, SMOD, DISB#)	-0.3V to VCIN+0.3 V
Storage Temperature (T _S)	-65°C to +150°C
Junction Temperature (T _J)	+150°C
ESD Rating ⁽²⁾	2kV

Notes:

1. Peak voltages can be applied for 100nS per switching cycle.

2. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5kΩ in series with 100pF.

Electrical Characteristics⁽³⁾

 $T_A = 25^{\circ}C$, $V_{IN} = 12V$, VDRV = VCIN = 5V unless otherwise specified.

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (VIN)	4.5V to 25V
Supply and Gate Drive Voltages {VCIN, VDRV, (VBOOT – VSWH)}	4.5V to 5.5V
Control Inputs (PWM, SMOD, DISB#)	0V to VCIN – 0.3V
Operating Frequency	200kHz to 1MHz

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
VIN	Operating Voltage		4.5		25	V
VCIN		VDRV Tied to VCIN	4.5		5.5	V
$R_{ ext{ heta}JC}^{(4)}$	Thermal Resistance	PCB Temp = 100°C		5.0		°C / W
$R_{ ext{ heta}JA}$ ⁽⁴⁾				50		°C / W
INPUT SUP	PLY AND UVLO					
V _{CINON}	Undervoltage Lockout	V _{CIN} Rising		3.5	3.9	V
V _{CINHYST}		V _{CIN} Falling		550		mV
I _{VCIN}	Control Circuit Bias Current	DISB# = 0, VCIN = 5V		50	75	μΑ
		DISB# = High, V _{PWM} = Open		350	500	μΑ
		$DISB# = High, V_{PWM} = 0V$		650		μΑ
I _{VDRV}	Drive Circuit Operating	DISB# = High, V _{PWM} = 300kHz @ 50%		46		mA
	Current	DISB# = High, V_{PWM} = 1MHz @ 50%		152		mA
PWM INPU	T (AOZ5066QI)					
V _{PWMH}	PWM Input High Threshold	V_{PWM} Rising, VCIN = 5V	3.6	3.9	4.1	V
V _{PWML}	PWM Input Low Threshold	V _{PWM} Falling, VCIN = 5V	0.8	1.0	1.2	V
I _{PWM}	PWM Pin Input Current	Source or Sink, $V_{PWM} = 0V$ to 5V		±250		μΑ
V _{TRIH}	PWM Input Tri State	V_{PWM} Rising, VCIN = 5V	1.0	1.3	1.6	V
V _{TRIL}	Threshold	V _{PWM} Falling, VCIN = 5V	3.4	3.7	4.0	V
V _{TRRH}	Tri State Threshold	V_{PWM} Rising, VCIN = 5V		280		mV
V _{TRFH}	Hysteresis	V _{PWM} Falling, VCIN = 5V		170		mV

Electrical Characteristics⁽³⁾ (Continued) $T_A = 25^{\circ}C, V_{IN} = 12V, VDRV = VCIN = 5V$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
PWM INPU	T (AOZ5066QI-01)					
V _{PWMH}	PWM Input High Threshold	V _{PWM} Rising, VCIN = 5V	1.8	2.0	2.2	V
V _{PWML}	PWM Input Low Threshold	V_{PWM} Falling, VCIN = 5V 0.8 1.0 1.2				V
I _{PWM}	PWM Pin Input Current	Source or Sink, V _{PWM} = 0V to 3V		±10		μA
V _{TRIH}	PWM Input Tri State Threshold	V_{PWM} Rising, VCIN = 5V 1.0 1.3		1.6	V	
V _{TRIL}		V _{PWM} Falling, VCIN = 5V	1.5	1.75	2.0	V
V _{TRRH}	Tri State Threshold	V _{PWM} Rising, VCIN = 5V		300		mV
V _{TRFH}	Hysteresis	V _{PWM} Falling, VCIN = 5V		300		mV
DISB# INPU	JT		•	•		
V _{DISBON}	Outputs Enable Threshold	VCIN = 5V	2.0			V
VDISBOFF	Outputs Disable Threshold	VCIN = 5V			0.8	V
I _{DISB}	DISB# pin input current	Source or Sink		±10		μA
SMOD INPU	UT	·				
V _{SMODH}	SMOD Enable Threshold	VCIN = 5V	2.0			V
V _{SMODL}	SMOD Disable Threshold	VCIN = 5V			0.8	V
I _{SMOD}	SMOD Pin Input Current	Source or Sink		±10		μA
GATE DRIV	/ER TIMINGS	·				
t _{PDLU}	PWM to HS Gate	$PWM\:H\toL,\:GH\:H\toL$		20		ns
t _{PDLL}	PWM to LS Gate	$PWML{\rightarrow}H,\ GLH{\rightarrow}L$		35		ns
t _{PDHU}	LS to HS Gate Deadtime	$GL H \rightarrow L, GH L \rightarrow H$		16		ns
t _{PDHL}	HS to LS Gate Deadtime	$GH H \rightarrow L, GL L \rightarrow H$		17		ns
t _{TSSHD}	Tri State Shutdown Delay			170		ns
t _{PTS}	Tri State Propagation Delay			35		ns
THERMAL	SHUTDOWN ⁽⁵⁾					
T _{JTHDN}	Shutdown Threshold			150		°C
T _{JHYST}	Hysteresis			15		°C
V _{THDNL}	THDN Pin Output Low	$5k\Omega$ pull up resistor to VCIN		0.06		V
R _{THDNL}	THDN Pull Down Resistance			60		Ω

Notes:

3. All voltages are specified with respect to the corresponding GND pin

4. Characterisation value. Not tested in production.

5. Temperature sensed on the driver pad



800khz

300khz

Typical Performance Characteristics

Unless otherwise noted, VIN = 12V, VDRV = VCIN = 5V, F_{sw} = 670kHz, L_{out} = 470nH, V_{out} = 1.2V. Loss and efficiency measured on AOS evaluation board at T_A = 25°C. No forced air for module loss < 7W. Module loss includes power MOSFET loss plus drive circuit loss.

65

60

55

50

45

40

35

30

0 10

20 30 40

Load Current (A)

Power train consists of AOZ5066 power module plus output inductor IHLP6767GZERR47M01. Power train efficiency does not include other losses in the test board.




Fig 3. Normalised Module Loss and Power Train Efficiency vs. Drive Voltage





Fig 4. IDRV + IVCIN vs. Drive Voltage

PCB Temperature (°C)


50 60 70 80 90 100 110 120


Fig 2. Load Current vs. Temperature





ALPHA & OMEGA


Typical Performance Characteristics (Continued)























ALPHA & OMEGA SEMICONDUCTOR

Typical Performance Characteristics (Continued)





Timing Diagram




Figure 13. Timing Diagram

Application Information

AOZ5066QI and AOZ5066QI-01 are fully integrated power modules designed to work over an input voltage range of 4.5V to 25V with 5V supplies for gate drive and internal control circuits. A number of features are provided making the AOZ5066QI a highly versatile power module. High side and low side power MOSFETs are combined in one package with the pin outs optimized for power routing with minimum parasitic inductances. The MOSFETs are individually tailored for efficient operation as either high side or low side switches in a low duty cycle synchronous buck converter. A high current driver is also included in the package which minimizes the gate drive loop and results in extremely fast switching. The modules are fully compatible with Intel DrMOS specification Rev 4.0 in form fit and function.

Powering the Module and the Gate Drives

An external supply VDRV of 5V is required for driving the MOSFETs. The MOSFETs are designed with low gate thresholds so that lower drive voltage can be used to reduce the switching and drive losses without compromising the conduction losses. The control logic supply VCIN can be derived from the gate drive supply VDRV through an RC filter to bypass the switching noise. See Figure 14 for recommended gate drive supply connections. The gate driver is capable of supplying several amperes of peak current into the LS FET to achieve extremely fast switching. A ceramic bypass capacitor of 1μ F or higher is recommended from VDRV to CGND.

The boost supply for driving the high side MOSFET is generated by connecting a small capacitor between BOOT pin and the switching node VSWH. It is recommended that this capacitor Cboot be connected as close as possible to the device across pins 4 and 7. Boost diode is integrated into the package. Rboot is an optional resistor used by designers to slow down the turn on speed of the high side MOSFET. The value is a compromise between the need to keep both the switching time and VSWH node spikes as low as possible and is typically 1Ω to 5Ω .

Undervoltage Lockout and Enable

VCIN is monitored for UVLO conditions and both outputs are actively held low unless adequate gate supply is available. The undervoltage lockout is set at 3.5V with a 550mV hysteresis. Since the PWM control signals are provided typically from an external controller or a digital processor extra care must be taken during start up. The AOZ5066QI must be powered up and enabled before the PWM input is applied. It should be ensured that PWM signal goes through a proper soft start sequence to minimise inrush current in the converter during start up. Powering the module with a full duty cycle PWM signal already applied may lead to a number of undesirable consequences as explained below.

Outputs can also be turned off through the DISB# pin. When this input is grounded the drivers are disabled and held active low. The module is in standby mode with low quiescent current of less than 75μ A.






Figure 14. Applying VDRV and Generating BOOT Supply

IMPORTANT: If the DISB# is used it is necessary to ensure proper coordination with soft start and enable features of the external PWM controller in the system. Every time AOZ5066QI is disabled through DISB# there will be no output and the external controller may enter into open loop and put out a PWM signal with maximum duty ratio possible. If the AOZ5066QI is re-enabled by taking DSBL# high, there will be extremely large inrush currents while the output voltage builds up again which may drive the system into current limit. There might be undesirable consequences such as inductor saturation, overloading of the input or even a catastrophic failure of the device. It is recommended that the PWM controller be disabled when AOZ5066QI is disabled or non operational because of UVLO. The PWM controller should always be enabled with a soft start to minimise stresses on the converter.

In general it should be noted that AOZ5066QI is a combination of two MOSFETs with an unintelligent driver, all of which are optimized for switching at the highest efficiency. Other than UVLO and thermal protection, it does not have any monitoring or protection functions built in. The PWM controller should be designed in to perform these functions under all possible operating and transient conditions.

Input Voltage VIN

AOZ5066QI is rated to operate over a wide input range of 4.5V to 25V. As with any other synchronous buck converter, large pulse currents at high frequency and extremely high di/dt rates will be drawn by the module during normal operation. It is strongly recommended to bypass the input supply very close to package leads with X7R or X5R quality ceramic capacitors. The high side MOSFET in AOZ5066QI is optimized for fast switching with low duty ratios. It has ultra low gate charges which have been achieved as a trade off with higher R_{DS(ON)} value. When the module is operated at low VIN the duty ratio will be higher and conduction losses in the HS FET will also be correspondingly higher. This will be compensated to some extent by reduced switching losses. The total power loss in the module may appear to be low even though in reality the HS MOSFET losses may be disproportionately high. Since the two MOSFETs have their own exposed pads and PCB copper areas for heat dissipation, the HS FET may be much hotter than the LS FET. It is recommended that worst case junction temperature be measured and ensured to be within safe limits when the module is operated with high duty ratios.

PWM Input

AOZ5066QI is offered in two versions which can be interfaced with PWM logic compatible with either 5V (TTL) or 3V (CMOS). Refer to Figure 13 for the timing and propagation delays between the PWM input and the gate drives. The PWM is also a tri state compatible input. When the input is high impedance or unconnected both the gate drives will be off and the gates are held active low. The PWM Threshold Table (Table 1) lists the thresholds for high and low level transitions as well as tri state operation. As shown in Figure 13, there is a hold off delay between the time PWM signal enters the tri state window and the corresponding gate drive is pulled low. This delay is typically 170ns and intended to prevent spurious triggering of the tri state mode which may be caused either by noise induced glitches in the PWM waveform or slow rise and fall times.

Table 1. PWM Input and Tri State Thresholds

Thresholds \rightarrow	V _{PWMH}	V _{PWML}	V _{TRIH}	V _{TRIL}
AOZ5066QI	3.9V	1.0V	1.3V	3.7V
AOZ5066QI-01	2V	1V	1.3V	1.75V

Note: See Figure 13 for propagation delays and tri state window.

Diode Mode Emulation of Low Side MOSFET (SMOD)

AOZ5066QI can be operated in the diode emulation or skip mode using the SMOD pin. This is useful if the converter has to operate in asynchronous mode during start up, light load or under pre bias conditions. If SMOD is taken high, the controller will use the PWM signal as reference and generate both the high and low side complementary gate drive outputs with the minimal delays necessary to avoid cross conduction. When the pin is taken low the HS FET drive is not affected but diode emulation mode is activated for the LS FET. See Table 2 for a comprehensive view of all logic inputs and corresponding drive conditions.

Table 2. Control Logic Truth Table

DISB#	SMOD	PWM	GH	GL
L	Х	Х	L	L
Н	L	Н	Н	L
Н	L	L	L	See Note
Н	Х	Tri State	L	L
Н	Н	Н	Н	L
Н	Н	L	L	Н

Note: Diode emulation mode is activated when SMOD pin is held low.

Gate Drives

AOZ5066QI has an internal high current high speed driver that generates the floating gate drive for the HS FET and a complementary drive for the LS FET. Propagation delays between transitions of the PWM waveform and corresponding gate drives are kept to the minimum. An internal shoot through protection scheme ensures that neither MOSFET turns on while the other one is still conducting, thereby preventing shoot through condition of the input current. When the PWM signal makes a transition from $H \rightarrow L$ or $L \rightarrow H$, the corresponding gate drive GH or GL begins to turn off. The adaptive timing circuit monitors the falling edge of the gate voltage and when the level goes below 1V, the complementary gate driver is turned on. The dead time between the two switches is minimized, at the same time preventing cross conduction across the input bus. The adaptive circuit also monitors the switching node VSWH and ensures that transition from one MOSFET to another always takes place without cross conduction, even under transient and abnormal conditions of operation.

The gate pins GH and GL are brought out on pins 6 and 36 respectively. However these connections are not made directly to MOSFET gate pads and their voltage measurement may not reflect the actual gate voltage applied inside the package. The gate connections are primarily for functional tests during manufacturing and no connections should be made to them in the application.

Thermal Shutdown

The module temperature is internally sensed and an alarm is asserted if it exceeds 150°C. The alarm is reset when the temperature cools down to 135°C. The THDN is an open drain pin that is pulled to CGND to indicate an overtemperature condition. It may be pulled up to VCIN through a resistor for monitoring purposes.

PCB Layout Guidelines

AOZ5066 is a high current module rated for operation up to 1MHz. This requires extremely fast switching speeds to keep the switching losses and device temperatures within limits. Having a robust gate driver integrated in the package helps to minimise the driver-to-MOSFET gate pad connections without involving the parasitics of the package or PCB traces. While excellent switching speeds are achieved, correspondingly high levels of dv/dt and di/dt will be observed throughout the power train which requires careful attention to PCB layout to minimise voltage spikes and other transients. As with any synchronous buck converter layout the critical requirement is to minimise the area of the primary switching current loop, formed by the VIN, VSWH and the input bypass capacitor Cin. The PCB design is somewhat simplified because of the optimized pin out in AOZ5066QI. The bulk of VIN and PGND pins are located adjacent to each other and the input bypass capacitors should be placed as close as possible to these pins. The area of the secondary switching loop, formed by VSWH, output inductor and output capacitor Cout is the next critical parameter. The ground plane should be extended and the negative pins of Cout should be returned to it, again as close as possible to the device pins.

While AOZ5066QI is extremely efficient it can still dissipate up to 6W of heat which requires attention to thermal design. MOSFETs in the package are directly attached to individual exposed pads to simplify thermal management. Both VIN and VSWH pads should be attached to large areas of PCB copper. Thermal reliefs should be avoided to ensure proper heat dissipation to the board. An inner power plane layer dedicated to VIN, typically the 12V system input, is desirable and vias should be provided near the device to connect the VIN



copper pour to the power plane. Though ground does not form a part of any device tabs, significant amount of heat is dissipated though multiple PGND pins. A large copper pour connected to PGND pins and further to the system ground plane through vias will further improve thermal management of the system. Figure 15 illustrates the various copper pours and bypass capacitor locations.





Figure 15. PCB Layout Illustration for Minimizing Current Loops



Package Dimensions, 6x6 QFN-40 EP3_S



Notes:

1. All dimensions are in millimeters.


2. The location of the terminal #1 identifier and terminal numbering convention conforms to JEDEC publication 95 SPP-002.

3. Dimension b applies to metallized terminal and is measured between 0.20mm and 0.35mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.

4. Coplanarity applies to the terminals and all other bottom surface metalization.



Package Dimensions, 6x6 QFN-40 EP3_S (Continued)



RECOMMENDED LAND PATTERN

Dimensions in millimeters								
Symbols	Min.	Тур.	Max.					
А	0.70	0.75	0.80					
A1	0.00 0.02 0.0							
A3		0.20 REF						
b	0.20	0.25	0.35					
D		6.00 BSC						
D1	1.90	2.00	2.10					
D2	4.30	4.40	4.50					
Е		6.00 BSC						
E1	1.40	1.50	1.60					
E2	2.17	2.37						
е		0.50 BSC						
L	0.30	0.40	0.50					
L1	0.15							
L2	0.15	0.21	0.26					
L3	0.63	0.73	0.83					
L4	0.44	0.54	0.64					
L5	0.30	0.40	0.50					
L6	0.27	0.37	0.47					
aaa		0.15						
bbb		0.10						
CCC		0.10						
ddd		0.08						


Dimensions in millimeters

Dimensions in inches									
Symbols	Min.	Тур.	Max.						
А	0.028	0.030	0.031						
A1	0.000	0.001	0.002						
A3		0.008 REF							
b	0.008	0.010	0.014						
D		0.236 BSC							
D1	0.075	0.079	0.083						
D2	0.169	0.173	0.177						
E		0.236 BSC							
E1	0.055	0.059	0.063						
E2	0.085	0.089	0.093						
е	0.020 BSC								
L	0.012	0.016	0.020						
L1	0.006	0.008	0.010						
L2	0.006	0.008	0.010						
L3	0.024	0.028	0.032						
L4	0.017	0.021	0.025						
L5	0.012	0.016	0.020						
L6	0.011	0.015	0.019						
aaa		0.006							
bbb		0.004							
CCC		0.004							
ddd		0.003							

.


Tape and Reel Dimensions, 6x6 QFN


Carrier Tape




Package	A0	B0	K0	D0	D1	Е	E1	E2	P0	P1	P2	Т
QFN6x6 (16mm)	6.30 ±0.20	6.30 ±0.20	1.10 ±0.20	1.50 MIN.	1.50 +0.1 -0.0	16.0 ±0.3	1.75 ±0.10	7.5 ±0.1	12.00 ±0.20	4.00 ±0.20	2.00 ±0.10	0.30 ±0.05

Reel








UNIT: MM


Tape Size	Reel Size	м	N	w	W1	Н	К	S	G	R	V
16mm	Ø330	Ø330 Max.	Ø100 Min.	16.4 +2.0 -0.0	22.4 Max.	Ø13.0 +0.5 -0.2	10.1 Min.	1.5 Min.			

Leader/Trailer and Orientation





Part Marking



LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.aosmd.com

单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万代)