

# **Ultra-Low Capacitance TVS Diode**

### **General Description**

The AOZ8804A is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, USB 3.0, MDDI, SATA, and Gigabit Ethernet from damaging ESD events.

This device incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground.

The AOZ8804A provides a typical line to line capacitance of 0.3pF and low insertion loss up to 6GHz providing greater signal integrity making it ideally suited for HDMI 1.3 or USB 3.0 applications, such as Digital TVs, DVD players, Computing, set-top boxes and MDDI applications in mobile computing devices.

The AOZ8804A comes in a RoHS compliant and Halogen Free 2.5mm x 1.0mm x 0.55mm DFN-10 package and is rated -40°C to +85°C junction temperature range.

#### **Features**

- ESD protection for high-speed data lines:
  - IEC 61000-4-2, level 4 (ESD) immunity test
  - Air discharge: ±15kV; contact discharge: ±15kV
  - IEC61000-4-4 (EFT) 40A (5/50nS)
  - IEC61000-4-5 (Lightning) 2.5A (8/20μS)
  - Human Body Model (HBM) ±24kV
- Array of surge rated diodes with internal TVS diode
- Small package saves board space
- Protects four I/O lines
- Low capacitance between I/O lines: 0.3pF
- Low clamping voltage
- Low operating voltage: 5.0V

# **Applications**

- HDMI, USB 3.0, MDDI, SATA ports
- Monitors and flat panel displays
- Set-top box
- Video graphics cards
- Digital Video Interface (DVI)
- Notebook computers



# **Typical Applications**




Figure 1. USB 3.0 Ports




Figure 2. HDMI Ports




# **Ordering Information**

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8804ADI	-40°C to +85°C	DFN-10	RoHS Compliant Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

# **Pin Configuration**



# **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
ESD Rating per IEC61000-4-2, contact <sup>(1)</sup>	±15kV
ESD Rating per IEC61000-4-2, air <sup>(1)</sup>	±15kV
ESD Rating per Human Body Model <sup>(2)</sup>	±24kV

#### Notes:

- 1. IEC 61000-4-2 discharge with C\_Discharge = 150pF, R\_Discharge = 330 $\Omega$ .
- 2. Human Body Discharge per MIL-STD-883, Method 3015 C $_{\rm Discharge}$  = 100pF, R $_{\rm Discharge}$  = 1.5k $\Omega$ .

# **Maximum Operating Ratings**

Parameter	Rating
Junction Temperature (T <sub>J</sub> )	-40°C to +125°C

Rev. 4.0 September 2017 **www.aosmd.com** Page 2 of 11



## **Electrical Characteristics**

 $T_A$  = 25°C unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>RWM</sub>	Reverse Working Voltage	Between I/O and VN <sup>(3)</sup>			5.0	V
V <sub>BR</sub>	Reverse Breakdown Voltage	I <sub>T</sub> = 1mA, between I/O and VN <sup>(4)</sup>	6.0			V
I <sub>R</sub>	Reverse Leakage Current	V <sub>RWM</sub> = 5V, between I/O and VN			1	μA
V <sub>F</sub>	Diode Forward Voltage	I <sub>F</sub> = 15mA	0.70	0.85	1	V
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transient	I <sub>PP</sub> = 1A, tp = 100ns, any I/O pin to Ground <sup>(5)</sup>			12.0 -3.0	V V
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP}$ = 5A, tp = 100ns, any I/O pin to Ground <sup>(5)</sup>			14.0 -5.0	V V
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP}$ = 12A, tp = 100ns, any I/O pin to Ground <sup>(5)</sup>			16.5 -7.0	V V
	Channel Clamp Voltage Any I/O Pin to Ground	I <sub>PP</sub> = 1A, tp = 8/20μs			12.0	V
C <sub>j</sub>	Channel Input Capacitance	V <sub>R</sub> = 0V, f = 1MHz, between I/O pins		0.30	0.35	pF
		V <sub>R</sub> = 0V, f = 1MHz, any I/O pin to Ground		0.60	0.75	pF


#### Notes:


- $3. \ The \ working \ peak \ reverse \ voltage, \ V_{RWM}, \ should \ be \ equal \ to \ or \ greater \ than \ the \ DC \ or \ continuous \ peak \ operating \ voltage \ level.$
- 4.  $V_{BR}$  is measured at the pulse test current  $I_{T}$ .
- 5. Measurements performed using a 100ns Transmission Line Pulse (TLP) system.





# **Typical Performance Characteristics**
















#### TDR for HDMI 1.3

The AOZ8804A TDR test results indicates the minimal effect the low capacitance has on the HDMI 1.3 TDR measurements. Figure 3 and Figure 4 below are the graphs from the TDR measurements. The two graphs show the before and after results of the TDR differential data line of the HDMI when the AOZ8804A was populated onto the PCB. The use of "Skinny Traces" can

further limit the TDR to within  $100\Omega \pm 5\Omega$ . Below are the TDR measurements with the use of skinny traces to compensate the added capacitor from the AOZ8804. Figure 3 shows the increase in impedance from the skinny traces between M1 and M2 cursors. With the increase in impedance the AOZ8804A added capacitor will now reduce the TDR within the  $100\Omega \pm 5\Omega$ .




Figure 3. Compensated Stripe-Line

Figure 5 shows the graphical representation of the scope photo of the TDR and the PCB board. The cursor M1 represent the edge of the connector in which the





Figure 4. Compensated Stripe-Line with AOZ8804A Device on the Board

equipment was calibrated to. The cursor M2 represent the leveling off of the 100 $\Omega$  when the signal passes through the AOZ8804A.



Number of Layers	4
Copper Trace Thickness	1.4 mils
Dielectric Constant, $\varepsilon_{r}$	4.6
Overall Board Thickness	62 mils
Dielectric Thickness Between Top and Ground Layer	10 mils

Figure 5. AOS HDMI Compensated Evaluation Board

Rev. 4.0 September 2017 **www.aosmd.com** Page 5 of 11



### **High Speed PCB Layout Guidelines**

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8804A devices should be located as close as possible to the noise source. The placement of the AOZ8804A devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8804A devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8804A device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by

minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.

The AOZ8804A ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. The AOZ8804A is designed for the ease of PCB layout by allowing the traces to run underneath the device. The pinout of the AOZ8804A is designed to simply drop onto the IO lines of a High Definition Multimedia Interface (HDMI) or USB 3.0 design without having to divert the signal lines that may add more parasitic inductance. Pins 1, 2, 4 and 5 are connected to the internal TVS devices and pins 6, 7, 9 and 10 are no connects. The no connects was done so the package can be securely soldered onto the PCB surface.




Figure 6. Flow Through Layout for HDMI




Figure 7. Flow Through Layout for USB 3.0



# High Speed PCB Layout Guidelines (Continued)

Based on the AOZ8804A DFN-10 package design a very straight forward layout can be achieved. To give the TDR an extra level of margin the traces may be compensated to have a nominal impedance of  $90\Omega$  for USB or  $100\Omega$  for HDMI throughout the differential pair. To make the design perfect the added capacitance of the device will have to be compensated by the use of "Skinny Traces". The skinny traces are a narrow stripe line acting to lower the parasitic capacitance on the differential stripe line.

The differential impedance of the transmission line becomes well centered to  $90\Omega$  or to  $100\Omega.$  A layout EM field simulator is recommended before fabrication to insure a perfect stripe line. With careful layout and placement of the device, the AOZ8804A can protect the USB 3.0 and HDMI data line effectively and safely and meet the ESD immunity requirements of the

IEC61000-4-2, level 4, ±15kV air discharge, ±8kV contact discharge.




Figure 8. USB 3.0 PCB Layout with Compensated Traces

Number of Layers	4
Copper Trace Thickness	1.4 mils
Dielectric Constant, $\epsilon_{r}$	4.6
Overall Board Thickness	62 mils
Dielectric Thickness Between Top and Ground Layer	10 mils

Rev. 4.0 September 2017 **www.aosmd.com** Page 7 of 11






Figure 9. HDMI PCB Layout with Compensated Traces

Number of Layers	4
Copper Trace Thickness	1.4 mils
Dielectric Constant, $\epsilon_{r}$	4.6
Overall Board Thickness	62 mils
Dielectric Thickness Between Top and Ground Layer	10 mils

Rev. 4.0 September 2017 **www.aosmd.com** Page 8 of 11

Max.

0.0413

0.0169

0.0196BSC

0.0787BSC 0.0393

0.0150


0.0030REF


0.0020REF


0.0051 0.0071



# Package Dimensions, DFN-10 2.5mm x 1.0mm x 0.5mm







#### **Dimensions in Millimeters** Dimensions in Inches Symbol Min. Nom. Max. Min. Nom. 0.50 0.55 0.60 0.0196 0.0216 0.0236 Α Α1 0.02 0.05 0.0007 0.0019 0.15 0.20 0.25 0.0059 0.0078 0.0098 0.35 0.40 0.45 0.0137 0.0157 0.0177 b1 b2 0.20 0.25 0.30 0.0078 0.0098 0.0118 0.0059 С 0.10 0.15 0.20 0.0039 0.0078 0.0964 0.0984 0.1003 D 2.55 2.45 2.50

0.50BSC

2.00BSC

1.00

0.38

0.075REF

0.05REF

0.13

1.05

0.43


0.18

0.0374

0.0129

0.0031

#### RECOMMENDED LAND PATTERN



4. Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.

Page 9 of 11 Rev. 4.0 September 2017 www.aosmd.com

е

Nd

Ε

L

L1

L2

0.95


0.33

0.08



# Tape and Reel Dimensions, DFN-10 2.5mm x 1.0mm x 0.5mm


## **Carrier Tape**



UNIT: mm

Package	A0	В0	K0	D0	D1	Е	E1	E2	P0	P1	P2	Т
DFN 2.5x1.0	1.12	2.62	0.70	ø1.55	ø0.55	8.00	1.75	3.50	4.00	4.0	2.0	0.25
	±0.05	±0.05	±0.05	±0.05	±0.05	+0.3/-0.1	±0.1	±0.05	±0.10	±0.10	±0.05	±0.05


#### Reel



UNIT: mm

Tape Size	Reel Size	М	N	W	W1	Н	S	K	E	R
8mm	ø178	ø178.0	ø60.0	11.80	9.0	ø13.0	2.40	10.25	ø9.8	_
		±1.0	±0.5	±0.5	±0.5	+0.5 / -0.2	±0.10	±0.2		


#### Leader / Trailer & Orientation



Rev. 4.0 September 2017 www.aosmd.com Page 10 of 11



### **Part Marking**



#### **LEGAL DISCLAIMER**

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 4.0 September 2017 www.aosmd.com Page 11 of 11

单击下面可查看定价,库存,交付和生命周期等信息

>>AOS(万国半导体)