

9 Programmable LED Driver

FEATURES

- 8-level LED Maximum Current for each LED, max 24.5mA
- Internal ASP with 256*16bit SRAM
- Programmable to Achieve Custom Light Effect
- 256-level Linear/Logarithmic PWM Dimming,9 bits PWM resolution
- Compatible I²C Interface, V_{IO}: 1.8V ~ 3.3V
- Single Power Supply, Voltage Range: 3.0V ~ 4.5V
- QFN 3mmx3mmx0.75mm- 20L Package

GENERAL DESCRIPTION

AW9109 integrates a SRAM program-controlled 9 LED driver. 9 LED driver uses common anode current source and PWM dimming. Each LED is 8-level driver current selectable with dimming independently controlled by external MCU or internal 256word*16bit SRAM program.

Compatible I²C interface of 400kHz fast mode is provided. It requires only 3.0V-4.5V single power supply.

APPLICATIONS

Mobile Phones, MID Portable Media Player Home Appliances

TYPICAL APPLICATION CIRCUIT




Figure 1 AW9109 Typical Application Circuit

All trademarks are the property of their respective owners.




CONTENT

1	PIN	CONFIG	SURATION AND TOP MARK	4
2	PIN	DEFINIT	TION	4
3	FUI	NCTIONA	AL BLOCK DIAGRAM	5
4	TYF	PICAL AF	PPLICATION CIRCUITS	5
			INFORMATION	
			MAXIMUM RATINGS(NOTE 3)	
			L CHARACTERISTICS	
			ACE TIMING	
9	FUI	NCTIONA	AL DESCRIPTION	9
	9.1	WORK M	10DE	g
	•		POWER ON	
			VORK MODE	
	9.2			
		9.2.1	HARDWARE RESET	10
		9.2.2	SOFTWARE RESET	10
	9.3	I ² C INTE	RFACE	10
		9.3.1	DEVICE ADDRESS	10
		9.3.2	DATA VALIDATION	10
		9.3.3	ACK(ACKNOWLEDGEMENT)	10
		9.3.4	I ² C START/STOP	11
			WRITE CYCLE	
			READ CYCLE	
	9.4	OSCILLA	ATOR	13
	9.5	LED DRI	VER	13
			LED BRIGHTNESS CONTROLLER	
			LED CONSTANT CURRENT DRIVER	
		9.5.3	ASP	14
10	RE	GISTER	DESCRIPTION	22
	10.1	REGIS1	FER CONFIGURATION	22
	10.2	GLOBA	L REGISTER DESCRIPTION	23
		10.2.1	IDRST, CHIP ID AND SOFTWARE RESET	23
		10.2.2	GCR, GLOBAL CONTROL REGISTER	23
	10.3	LED EF	FECT CONTROL REGISTER	23
		10.3.1	LER1, LED DRIVER ENABLE REGISTER	23
		10.3.2	LCR, LED EFFECT CONFIGURATION REGISTER	23
			PMD, PROGRAM MODE REGISTER	
		10.3.4	RMD, PROGRAM RUN MODE REGISTER	24

		10.3.5	CTRSR, LED CONTROL SOURCE SELECTION REGISTER	24
		10.3.6	IMAX1 \sim IMAX6, LEDX MAXIMUM OUTPUT CURRENT REGISTER	24
		10.3.7	LISR, LED INTERRUPT STATUS REGISTER	24
		10.3.8	SADDR, PROGRAM START ADDRESS REGISTER	25
		10.3.9	PCR, LED PROGRAM CONTROL POINTER REGISTER	25
		10.3.10	CMDR, LED COMMAND REGISTER	25
		10.3.11	RA/RB/RC/RD,LED INTERNAL PROGRAM REGISTER	25
			R1~R8, LED INTERNAL DATA REGISTER	
			GRP, LED GROUP OPERATION REGISTER	
			WADDR, LED PROGRAM LOADING ADDRESS REGISTER	
			WDATA, LED PROGRAM LOADING DATA REGISTER	
		10.3.16	WPR, WRITING PROTECTION REGISTER	26
11	ΙTΑ	PE AND R	REEL INFORMATION	27
11				
11	11.1	CARRIER	? TAPE	27
11	11.1 11.2	CARRIER PIN1 DIR	R TAPE	27
	11.1 11.2 11.3	CARRIER PIN1 DIRI REEL	ECTION	27 27
	11.1 11.2 11.3	CARRIER PIN1 DIRI REEL	R TAPE	27 27
12	11.1 11.2 11.3 PA	CARRIER PIN1 DIR REEL	ECTION DESCRIPTION	272728
12	11.1 11.2 11.3 2 PA 3 RE	CARRIER PIN1 DIR REEL CKAGE D	ECTION PESCRIPTION IDED LAND PATTERN	27272829
12	11.1 11.2 11.3 2 PA 3 RE	CARRIER PIN1 DIR REEL CKAGE D	ECTION DESCRIPTION	27272829
12 13	11.1 11.2 11.3 2 PA 3 RE	CARRIER PIN1 DIR REEL CKAGE D COMMEN	ECTION PESCRIPTION IDED LAND PATTERN	
12 13 14	11.1 11.2 11.3 2 PA 3 RE 4 RE	CARRIER PIN1 DIR REEL CKAGE D COMMEN	ECTION	



1 PIN CONFIGURATION AND TOP MARK



2 PIN DEFINITION

No.	NAME	DESCRIPTION
1	LED2	LED2 cathode driver, anode connected to VBAT
2	LED1	LED1 cathode driver, anode connected to VBAT
3	SDA	Data I/O of I ² C Interface
4	SCL	Clock input of I ² C Interface
5	INTN	Open-drain Interrupt output, low active. Typically connected to VIO via a $4.7 \text{k}\Omega$ resistor. (floating if not unused)
6	AD	I ² C address select pin
7	PDN	Power-down input , low active, internal 1MΩ pull-down resistor
8	VBAT	Power supply (3.0V to 4.5V)
9	GND	Ground
10	NC	NC
11	NC	NC
12	LED9	LED9 cathode driver, anode connected to VBAT
13	LED8	LED8 cathode driver, anode connected to VBAT
14	LED7	LED7 cathode driver, anode connected to VBAT
15	GND	Ground
16	LED6	LED6 cathode driver, anode connected to VBAT
17	LED5	LED5 cathode driver, anode connected to VBAT
18	LED4	LED4 cathode driver, anode connected to VBAT
19	LED3	LED3 cathode driver, anode connected to VBAT
20	GND	Ground

3 FUNCTIONAL BLOCK DIAGRAM




Figure 2 FUNCTIONAL BLOCK DIAGRAM

4 TYPICAL APPLICATION CIRCUITS





Figure 3 AW9109 Typical Application Circuit

5 ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW9109QNR	-40°C∼85°C	3mm×3mm×0.75mm QFN-20L	AW9109	MSL3	ROHS+HF	6000 unit / Tape and Reel



6 ABSOLUTE MAXIMUM RATINGS(NOTE 3)

PARAMETER	RANGE					
Supply voltage rang	-0.3V to 5V					
Input voltage range	SCL, SDA	-0.3V to 3.6V				
Input voltage range	PDN, LED1~LED9	-0.3V to 4.5V				
Output voltage range	Output voltage range SDA, INTN					
Junction-to-ambient therma	l <mark> resistance θ</mark> JA	45°C/W				
Operating free-air tempe	Operating free-air temperature range					
Maximum Junction tempo	erature T _{JMAX}	150°C				
Storage temperature	e T _{STG}	-65°C to 150°C				
Lead Temperature (Solderin	ng 10 Seconds)	260°C				
A (())	ESD(NOTE 4)					
HBM (human body	model)	±4kV				
	Latch-up					
Test Condition: JEDEC STANDARD N	IO 70D DECEMBED 2000	+IT: 450mA				
Test Condition: JEDEC STANDARD N	IO.70D DECEIVIDER 2008	-IT: -450mA				

NOTE3: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE4: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test method: MIL-STD-883G Method 3015.7

7 ELECTRICAL CHARACTERISTICS

V_{BAT}=3.8V, T_A=25°C for typical values (unless otherwise noted)


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{BAT}	Power supply	-	3.0		4.5	V
Ishutdown	Current in Shutdown mode	PDN=GND		8	15	μА
ISTANDBY	Current in Standby mode	PDN=V _{IO}		130	160	μА
I _{ACTIVE}	Current in Active mode	PDN=V _{IO} , GCR=0x01		0.55	0.8	mA
Fosc	Internal oscillator Frequency accuracy (16MHz)		14.8	16	17.2	MHz
Digital Log	ical Interface					
VIL	Logic input low level	SDA,SCL,PDN	-0.3		0.45	V
ViH	Logic input high level	SDA,SCL,PDN	0.9			V
IIL	Low level input current	SDA,SCL,PDN		5		nA
I _{IH}	High level input current	SDA,SCL,PDN		5		nA
V _{OL}	Logic output low level	SDA, IN <mark>TN</mark> Iout=3mA			0.4	V
loL	Maximum output current	SDA, INTN			10	mA
I <u>L</u>	Output leakage current	SDA,INTN open drain			1	μΑ
I ² C Interfac	e					
FscL	I ² C-BUS clock frequ <mark>enc</mark> y				400	kHz
T	SCL deglitch time			200		ns
T _{Deglitch}	SDA deglitch time			250		ns
LED Driver						
I _{MAX}	LED MAX Current	I _{LED} =24.5mA	18.5	24.5	30.5	mA
Іматсн	Matching accuracy	I _{LED} =24.5mA			10	%
V _{DROP}	Drop-out voltage	I _{LED} =24.5mA			300	mV
F _{PWM}	PWM frequency	LCR.FREQ=1	110	122	135	Hz
I PWM	F VV IVI TI Equelicy	LCR.FREQ =0	220	244	270	Hz

NOTE5: the value is tested in default configuration.



8 I²C INTERFACE TIMING

	Parameter Name	MIN	TYP	MAX	UNIT		
F _{SCL}	Interface Clock frequency			400	kHz		
_	Daniitah tima	SCL		200		ns ns µs	
T _{DEGLITCH}	Deglitch time	SDA		250		ns	
T _{HD:STA}	(Repeat-start) Start condition hold time		0.6			μs	
T _{LOW}	Low level width of SCL		1.3			μs	
T _{HIGH}	High level width of SCL		0.6			μs	
T _{SU:STA}	(Repeat-start) Start condition setup time	е	0.6			μs	
T _{HD:DAT}	Data hold time		0			μs	
T _{SU:DAT}	Data setup time		0.1			μs	
T _R	Rising time of SDA and SCL				0.3	μs	
T _F	Falling time of SDA and SCL			0.3	μs		
T _{SU:STO}	Stop condition setup time		0.6			μs	
T _{BUF}	Time between start and stop condition	1.3			μs		




9 FUNCTIONAL DESCRIPTION

9.1 WORK MODE

9.1.1 Power On

After power-up, about 100µs delay is required before PDN set to high, otherwise, the device may work incorrectly. The minimal wait time for I²C communication is 5ms, during this period, some internal modules (such as LDO) start to work and reach a stable state.



9.1.2 Work Mode




Figure 5 AW9109 Work Mode

After VBAT powered on, if PDN pin is low, the AW9109 is in shut-down mode, the current consumption is less than 15µA. When PDN pin becomes high, the internal LDO is activated, and a power-on reset (POR) signal is generated to initialize all internal registers, the device enters standby mode, this is a low power consumption mode, when all circuit functions are disabled. In standby mode, I²C interface is active, all internal configuration register can be written. If control bit GCR.LEDE is written high, the device enters the active mode.

9.2 RESET

9.2.1 Hardware Reset

When PDN pin changes from low to high, the power-up reset (POR) signal is generated, all internal registers are reset.

9.2.2 Software Reset

Writing 0x55AA to register RSTR via I²C interface will activate a software reset to reset all internal registers.

9.3 I²C INTERFACE

AW9109 supports the I²C serial bus and data transmission protocol in fast mode at 400kHz. It operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1k\sim10k\Omega$ and the typical value is $4.7k\Omega$. AW9109 can support different high level ($1.8V\sim3.3V$) of this I²C interface.

9.3.1 Device Address

The I²C device address (7-bit, followed by the R/W bit(Read=1/Write=0)) of AW9109 is 0x2C/0x2D.




Figure 6 Device Address Configuration

9.3.2 Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 7 Data Validation Diagram

9.3.3 ACK(Acknowledgement)

ACK means the successful transfer of I2C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, AW9109 sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I²C stop is not send by master, AW9109 sends the next data. If ACK is not send by master, AW9109 stops to send data and waits for I²C stop.




Figure 8 I²C ACK Timing

9.3.4 PC Start/Stop

I2C start: SDA changes form high level to low level when SCL is high level.

I2C stop: SDA changes form low level to high level when SCL is high level.




Figure 9 I²C Start/Stop Condition Timing

9.3.5 Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- a) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data high 8Bit to be written to the addressed register
- g) Slave sends acknowledge signal



- h) Master sends data low 8Bit to be written to the addressed register
- I) Slave sends acknowledge signal
- j) Master generates STOP condition to indicate write cycle end



Figure 10 AW9109 I²C Write Timing

9.3.6 Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (R = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data high 8Bit from addressed register.
- j) Master sends acknowledge signal
- k) Slave sends data low 8Bit from addressed register.
- I) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register. If master sends no acknowledge signal, the slave device stop to send data and wait for STOP condition.
- m) If the master device generates STOP condition, the read cycle is ended.




Figure 11 AW9109 I²C Read Timing

9.4 OSCILLATOR

An internal oscillator provides clock for LED controlling circuit. If register bit GCR.LEDE is high, the OSC starts to work, the start-up time is about 5 µs. When both the register bit GCR.LEDE are low, the internal OSC stops.

9.5 LED DRIVER

LED driver provide 9 current sources to drive LEDs, a dedicated Application-Specific-Processor (ASP) is designed to produce versatile lighting effect for mobile devices.

If the control bit GCR.LEDE is 0, LED driver circuit is in reset state, all 9 LED outputs are disabled. If control bit GCR.LEDE is 1, the LED driver circuit is enabled, the control bit LER.LENx (x=1 to 9) configure the corresponding LED channel is active or not.




Figure 12 AW9109 LED Dimming Control Module Diagram

9.5.1 LED brightness controller

Pulse Width Modulation (PWM) is used to adjust the brightness of LED, 256 level brightness with 9bit resolution is adapted. The PWM frequency can be configured between 125Hz or 250Hz by control bit LCR.FREQ.

The ASP generates the PWM signal with dedicated and highly efficient dimming control instruction for all 9 independent LED constant current source. By programming, user-defined complicated lighting effect could be produced.

The LED control instruction executed by ASP could come from LED SRAM or external I²C register. The register CTRS can choose every LED channel to be controlled by SRAM program or by I²C register.

- CTRS[n] = 0, LED n controller is controlled by the internal SRAM instruction;
- CTRS[n] = 1, LED n controller is controlled by the external I²C register.

9.5.2 LED Constant current driver

For each LED, the maximum output constant current is 24.5mA, with 8 level adjustable by register IMAXn (n=1~9).

9.5.3 ASP

ASP module is consist of one program controller and 9 PWM controllers.




Figure 13 ASP Structure Diagram

9.5.3.1 Program Controller

The program controller is clocked by 32kHz internal clock, each instruction is executed in one clock cycle. The program controller is consist of a program SRAM, an algorithmic logic unit (ALU) and other internal registers. The 256x16bit internal SRAM is used to store LED lighting effect program loaded through I²C interface, the I²C interface also can start or stop the program execution. There are 4 internal registers RA/RB/RC/RD participating ALU operation so as to generate complicated program control such as repeating and looping. Except for that, there are 8 8bit temporary data registers(R1~R8) and 5 special function registers. Their internal address and function description is shown in the table below.

Register Address(HEX) **Description** R1 data temporary register, 8bit, I2C readable R1 00 R2 01 R2 data temporary register, 8bit, I2C readable R3 02 R3 data temporary register, 8bit, I2C readable R4 03 R4 data temporary register, 8bit, I2C readable R5 04 R5 data temporary register, 8bit, I2C readable R6 data temporary register, 8bit, I2C readable R6 05 R7 06 R7 data temporary register, 8bit, I2C readable R8 07 R8 data temporary register, 8bit, I2C reading GMSK1 Global control mask register(M6~M1) 0d GMSK2 0e Global control mask register(M9~M7)

Table 1 Address allocation of internal data register in ASP

Table 2 Special function registers definition

Register	В7	В6	B5	B4	В3	B2	B1	В0	Description
GMSK1	M6	M5	M4	M3	M2	M1	-		Mask control for global control instruction. When Mn=1, LEDn
GMSK2						M9	M8	1.17	will not be affected by global



					control instruction.

9.5.3.2 PWM Controller

The PWM controller is execution unit of LED control instruction. There are 9 PWM controllers receiving the LED effect instruction from SRAM, and generate 8bit PWM code, which will be convert to 9bit duty cycle control code by logarithmic I transformation. If LCR.LOGLN=00, the transformation is natural logarithm(log_e). If LCR.LOGLN=01, the transformation is logarithm of 10 (log₁₀), otherwise the 8b-to-9b transformation of PWM code is linear.




Figure 14 PWM Controller Schematic Diagram




Figure 15 8bit-to-9bit PWM code transformation curve

9.5.3.3 Program Loading and execution

a) Program loading

It is recommended to load SRAM program only when control bit PMD.PROGMD is 00. In this state, the internal program can be read/write through I²C interface. When loading program, please write the SRAM loading address in register WADDR(0x7E) at first, and then write the 16bit LED effect instruction to register WDATA(0x7F). Continuously loading program is supported, after a 16b instruction is written through register WDATA, the value of WADDR will automatically plus by 1.

b) Program execution

Register bit PMD.PROGMD[1:0] controls the loading and execution mode of SRAM program.

When register bit IPMD.PROGMD[1:0]=00, program execution is shut down, SRAM program and program pointer(PC) are permitted to be loaded.

When IPMD.PROGMD[1:0] is written to be 01 from another value, current program will stop, and PC will be reload by register SADDR, and then executes the SRAM program starting from the address of PC

When Register bit PMD.PROGMD[1:0] =10, the SRAM program will be executed by the mode defined by register bit RMD.RUNMD[1:0]

Function Description

O Hold mode. program stop and PC hold after one instruction is finished.

Single step mode, only used for debugging. Once writing 01 to RUNMD, only one instruction will be executed with PC+1, and then RMD.RUMND is cleared (return to hold mode)

Continuously running mode, program starts from the address of PC.

Repeating mode, only used for debugging. Once writing 11 to RUNMD, current instruction will be executed without PC+1, and then RMD.RUMND is cleared (return to hold mode)

Table 3 Program running mode control register

9.5.3.4 SRAM program Instruction

There are 27 commands in ASP instruction set, including LED control command, data operation and transfer command, wait and branch control command. The Rx,Ry and Rz in instruction list means the internal register RA, RB, RC and RD, each of them can participate the ALU operation as source or destination register.

Command R JP ADDR[7:0] NOP Χ JPZ Addr ADDR[7:0] JPNZ Addr ADDR[7:0] JPS Addr ADDR[7:0] JPNS Addr ADDR[7:0]

Table 4 LED Effect Instruction

LD Rz Im	0	0	0	0	1	0	F	₹z		lm[7:0]							
CMPI Rz Im	0	0	0	0	1	1	F	₹z		lm[7:0]							
ANDR Rz Im	0	0	0	1	0	0	F	₹z				lm	[7:0]				
ORR Rz Im	0	0	0	1	0	1	F	₹z				lm	[7:0]				
RDR Rz Addr	0	0	0	1	1	0	F	₹z				ADD	R[7:0)]			
WDR Rz Addr	0	0	0	1	1	1	F	Rz				ADD	R[7:0)]			
ADDI Rz Im	0	0	1	0	0	0	F	₹z				lm	[7:0]				
AUBI Rz Im	0	0	1	0	0	1	F	Rz				lm	[7:0]			16	
ADDR Rx Ry	0	0	1	0	1	0	F	Rz	-	-	-	-	R	x	F	Ry	
SUBR Rx Ry	0	0	1	0	1	1	F	₹z	-	-	-	-	R	x	F	Ry	
CMPR Rx Ry	0	0	1	1	0	0	0	0	-	-	-	-	R	Rx		Ry	
	0	0	1	1	0	0	Χ	Х									
END Int Rst	0	0	1	1	0	1	0	0	-	-	7) -)	1	-	Int	Rst	
INTN_MASKOFF	0	0	1	1	0	1	1	0	-	-	-		-	-	-	-	
INTN_MASKON	0	0	1	1	0	1	1	1	-		-	-	-	-	-	-	
WAITI Pre Time	0	0	1	1	1	Pre					T[9	9:0]					
SETPWMR Rx Ry	0	1	0	0	0	0	0	-	-	0	0	0	R	X	F	₹y	
RAMPR Dir Rx Ry	0	1	0	0	0	0	1	1 Dir - 0 0 (0	R	X	F	₹y			
SETSTEPTMRR Pre Rx Ry	0	1	0	0	0	1	0	-	Pre	0	0	0	R	x	F	₹y	
SETSTEPTMRI Pre Ch Im	1	0	0			Ch[4:0]		Pre	Pre - Im[5:0]							
SETPWMI Ch Im	1	0	1			Ch[4:0]					lm	[7:0]				
RAMPI Dir Ch Im	1	1	Dir			Ch[4:0]		Im[7:0]								

a) Special LED Control Command

There are 3 types of LED control command.

- **SETPWM:** set the brightness level (0~255) for specified LED channel;

- RAMP: set the specified LED channel fade in or fade out for expected step(0~255)

SETSTEP: set the fading slope for specified LED channel;

All control parameter in above commands can either come from specified register (RA~RD), or from immediate data contained in command..

All LED control command supports broadcast mode, one instruction may send to multiple or all LEDs

When SRAM program running, if Ch field or value of Rx in LED control command is '11111', the current command is active for all LED with setting of CTRSR.bitn=0. If Ch field or value of Rx in LED control command is '11110', the current command is only active for those channel with setting of GMSKx=0.

When LED instruction is come from I²C interface directly, it is recommended to use only the command with immediate data. If the Ch field in command is "11111", the current command is only active for those LED with STRSR.bitn=1..

Table 5 LED Control Instruction explanation

Instruction	Description
-------------	-------------



Register Parameter	
SETPWMR Rx Ry	Set the PWM brightness level with parameter in register Rx: LED channel number, 2~10 for LED 1~ LED 9 respectively Ry: Brightness level, 0~255
RAMPR Dir Rx Ry	Set the Fade-in/Fade-out for specified step with parameter in register Dir: 1: Fade-in; 0: Fade-out Rx: LED channel number, 2~10 for LED 1~ LED 9 respectively Ry: the step number of Fade-in/Fade-out
SETSTEPTMRR Pre Rx Ry	Set the RAMP slope with parameter in register Pre: basic time unit, 0: 0.5ms; 1: 16ms Rx: LED channel number, 2~10 for LED 1~ LED 9 respectively Ry: RAMP step time = (Ry+1)*Pre
Immediate Data	
SETPWMI Ch Im	Set the PWM brightness level with immediate parameter Ch: LED channel number, 2~10 for LED 1~ LED 9 respectively Im: Brightness level, 0~255
RAMPI Dir Ch Im	Set the Fade-in/Fade-out for specified steps with immediate parameter Dir: 1: Fade-in; 0: Fade-out Ch: LED channel number, 2~10 for LED 1~ LED 9 respectively Im: the steps of Fade-in/Fade-out
SETSTEPTMRI Pre Ch Im	Set the RAMP step time with immediate parameter Pre: basic unit of time, 0: 0.5ms; 1: 16ms Ch: LED channel number, 2~10 for LED 1~ LED 9 respectively Im: RAMP step time = (Im +1)*Pre, 0~63



Table 6 Program Control and operation Instruction

Instruction	Encoding	Description
branch Instruction	า	
JP Addr	0x00xx	Immediate Jump, jump to PC = Addr
JPZ Addr	0x04xx	Conditional Jump, If Rz is 0, jump to PC = Addr
JPNZ Addr	0x05xx	Conditional Jump, If Rz is not 0, jump to PC = Addr
JPS Addr	0x06xx	Conditional Jump, If Rz < 0, jump to PC = Addr
JPNS Addr	0x07xx	Conditional Jump, If Rz >= 0, jump to PC = Addr
Data Transfer Inst	ruction	
100	0x08xx	
LD Rz Im	0x0bxx	Rz = Im
	0x18xx	
RDR Rz Addr	- 0x1bxx	Rz = *Addr
	0x1cxx	
WDR Rz Addr	- 0x1fxx	*Addr = Rz
Computation Inst	ruction	
	0x0cxx	
CMPI Rz Im	- 0x0fxx	Rz – Im, only change S/Z flag
CMPR Rx Ry	0x30xx	Rx – Ry, only change S/Z flag
	0x10xx	
ANDR Rz Im	- 0x13xx	Rz = Rz & Im, affect S/Z flag
	0x14xx	
ORR Rz Im	- 0x17xx	Rz = Rz Im, affect S/Z flag
	0x20xx	
ADDI Rz Im	- 0x23xx	Rz = Rz + Im, affect S/Z flag
	0x24xx	
SUBI Rz Im	- 0x27xx	Rz = Rz - Im, affect S/Z flag
	0x28xx	
ADDR Rz Rx Ry	- 0x2bxx	Rz = Rz + Ry, affect S/Z flag
	0x28xx	
SUBR Rz Rx Ry	-	Rz = Rz - Ry, affect S/Z flag
Control Instructio	0x2bxx	
END Int Rst	0x34xx	Program end with optionally reset register RMD and generate interrupt
FIAD IIII U21	UXS4XX	Program end with optionally reset register RMD and generate interrupt

		Int= 0: no interrupt after instruction executed; Int= 1: generate interrupt after instruction executed Rst=0: PC add 1 after instruction executed; Rst=1: Reload PC with SADDR after instruction executed
INTN_MASKOFF	0x36xx	Unmask internal interrupt
INTN_MASKON	0x37xx	Mask internal interrupt
WAITI Pre Time	0x38xx - 0x3fxx	Wait for specified time Pre: time of basic waiting cycle, 0: 0.5ms; 1: 16ms Time: number of waiting cycle, max value is 1023, wait time=Pre*Time

9.6.3.5 Example




Figure 16 LED Effect Programming Diagram

Table 7 Reference Instruction of LED Effect Programming

РС	Assemble Instruction	Machine Code	explanation
0	SETSTEPTMRI 0x00 0x1F 0x03	0x9F03	RAMPI step time: 2ms
1	SETPWMI 0x1F 0x00	0xBF00	ALL LED turn off
	START:		Address Label "START" (01H)
2	RAMPI 0x01 0x02 0x80	0xE280	LED1 fade in, 128 steps breath
3	WAITI 0x01 0x20	0x3C20	Wait 512ms
4	RAMPI 0x00 0x02 0x80	0xC280	LED1 fade out, 128 steps breath
5	WAITI 0x01 0x <mark>38</mark>	0x3C38	Wait 896ms
6	JP START	0x0002	Jump to START, PC=2

Step1: Power On, configure register

- VBAT power on, 4.2V
- Pull PDN to 3V
- Wait 5ms
- GCR = 0x0001 // enable LED module
- LER = 0x0004 // enable LED1
- IMAX1 = 0x0100 // IMAX1 = 3.5mA
- PMD.PROGRMD = 00 //hold mode
 - RMD.RUNMD = 00 //hold mode

Step2: Load Instruction to SRAM

- WADDR = 0x0000 // load program starting at address =0x0000
- WDATA = 0x9F03
- WDATA = 0xBF00
- WDATA = 0xE280
- WDATA = 0x3C20
- WDATA = 0xC280

- WDATA = 0x3C38
- WDATA = 0x0002

Step3: Run

- SADDR = 0x0000
- RMD.RUNMD = 10 // execution mode change to run mode,
- PMD.PROGMD = 01 // start program from 0x0000

10 REGISTER DESCRIPTION

10.1 REGISTER CONFIGURATION

		45 44 42 42 41 40 0 8 7 6 5 4 2 2 4															
Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	IDRST	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x01	GCR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LEDE
0x50	LER	0	0	0	0	0	LED9	LED8	LED7	LE6	LE5	LE4	LE3	LE2	LE1	0	0
0x51	1								RESE								
0x52	LCR	0	0	0	0	0	0	0	SRMINI	LIR	MD	TIT	MD	LIE	FREQ	LOG	J/LIN
0x53	PROGMD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	PRO	GMD
0x54	RUNMD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RUN	MOD
0x55	CTRS						CS9	CS8	CS7	CS6	CS5	CS4	CS3	CS2	CS1	0	0
0x56	1								RESE	RVED							
0x57	IMAX1	0		IMAX2		0		IMAX1			()			C		
0x58	IMAX2	0										IMAX4		0		IMAX3	
0x59	IMAX3	0 0 0 0 0 IMAX9							0		IMAX8		0		IMAX7		
0x5a	_								DESE	DVED							
0x5B									INLOCI	ESERVED							
0x5C	TIER	0	0	0	0	0	TIE	0	0	0	0	0	0	0	0	0	KIE
0x5D	TIVEC	0	0	0	0	0	0	0	0				TIV	EC			
0x5E	ISR2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LIS
0x5F	SADDR	0	0	0	0	0	0	0	0				SAE				
0x60	PCR	0	0	0	0	0	0	0	0				Р	С			
0x61	CMDR	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x62	RA	0	0	0	0	0	0	0	0			•	R	A			•
0x63	RB	0	0	0	0	0	0	0	0				R	В			
0x64	RC	0	0	0	0	0	0	0	0				R	С			
0x65	RD	0	0	0	0	0	0	0	0				R	D			
0x66	R1	R1															
~	~					0							-	_			
0x6D	R8												R	8			
6E	GRPR	0	0	0	0	0	GS9	GS8	GS7	GS7 GS6 GS5 GS4 GS3 GS2` GS1 D1						D1	D0
7D	WP				W	PW				0	0	0	0	0	0	0	0
7E	WADDR	0	0	0	0	0	0	0	0				AD	DR			
7F	WDATA		CODE														

10.2 GLOBAL REGISTER DESCRIPTION

10.2.1 IDRST, Chip ID and Software Reset

Addre	ddress: 0x00, R/W															
15	14	13	12													
D15	D14	D13	D12	_ _ _ _ _ _ _ _ _ _												
Bit	Symbo	Symbol Description														
15:0	IDRST	-	Chip II	Chip ID: 0xB223												
			Softwa	are Rese	et: write	0x55A	A to II	DRST,	reset t	he wh	ole de	vice.				

10.2.2 GCR, Global Control Register

Addre	Address: 0x01, R/W, default: 0x0000																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0 0 0 0 0 0 0 0 0 0 0 LEDE													
Bit	Sym	Symbol Description															
0	LE	DE	LED di	driver function													
			0: disable LED driver (default)														
			1: enal	ble LED	drive	•											

10.3 LED Effect Control Register

10.3.1 LER1, LED Driver Enable Register

Address: 0x50, F	R/W, de	efault: 0	x0000												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	LE9	LE8	LE7	LE6	LE5	LE4	LE3	LE2	LE1	0	0
Bit	Syr	mbol	Descri	escription											
1:0		-	Reser	Reserved, must be 0											
10:2	L	Ex	LED o	utput	enabl	е									
			0: disa	ble											
			1: enable												
15:11		-	Reser	ved, r	nust b	e 0									

10.3.2 LCR, LED Effect Configuration Register

Addre	ess: 0x	52, R/	W, def	fault: (800x0	0											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	SRMINI	LIR	MD		0	LIE	FREQ	LOGI	_IN_		
Bit	Syn	nbol	Desc	criptio	n												
1:0	Log	/Lin	Log/	Linea	r dimr	ning	mode selecti	on									
			00: l	og dir	nming	1, lc	og(e) (defau	ult)									
			01: 10	og dir	nming	2, lc	og10										
			1x: li	near dimming ## I frequency selection													
2	FR	EQ	PWI	M frequency selection													
			0: 25	250Hz (default)													
			1: 12	250Hz (default) 125Hz													
3	LÌ	E	LED	progi	ram ei	nd in	terrupt enable	Э									
			0: di	sable	interr	upt ((default)										
			1: er	nable	interru	ıpt											
5:4	-	-	Rese	erved													
7:6	LIR	MD	LED	effec	t code	run	mode after re	espon	ding t	o int	errupt re	quest					
			00: h	nold m	node,	PC p	oint can be c	hange	ed, pr	ogra	m hold a	nd wait	for RMD.R	UNMD			
				step n													
			10: r	un m	ode (d	efau	lt)										
8	SRN	ININ	SRA	M res	et bit,	write	e 1, reset SR	AM; re	ead S	RAN	1 status,	default i	s 0.				

10.3.3 PMD, Program Mode Register

Addr		53, R/V	V, defa	ault: 0	x0000							Address: 0x53, R/W, default: 0x0000														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											

23



0	0	0	Π	Λ	Ο	Ο	ΙΛ	0	Ο	10	0	0	0	PROGMD			
Bit	Syn	nbol	Des	criptio	<u> </u>		10		10	10	0	0	0	TROOMB			
1:0		GMD		gram c		mod											
1.0	FRO	GIVID						storfo	.aa /d	ofoult)							
										efault)	. 04 (DD 00145	NE4 01	(DO			
				01: re-load program and execute. When write 01 to PROGMD[1:0], set PC pointer will be updated with SADDR, then start to run program, and finally PROGMD[1:0] is													
				be updated with SADDR, then start to run program, and finally PROGMD[1:0] is													
				nged to													
			10:	run p	rogran	n. Ur	nder	this	mode	e, the	control b	it RUNM	D in reg	jister RMD can			
			conf	0: run program. Under this mode, the control bit RUNMD in register RMD can configure different program running mode for normal operation or debug.													
			11: u	ındefir	ned	·	•		_			•					

10.3.4 RMD, Program Run Mode Register

Addr	ress: 0	x54, R	W, de	fault: (0000xC)										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	RUNMD		
Bit	Syn	nbol														
1:0	RUN	MD	SRA	SRAM program run mode, only active for these LED set with CTRSR.CSx=0												
			00: h	0: hold mode, program stop and hold PC pointer (default)												
			01: s	tep m	ode, R	UNN	1D re	set, P	C+1	after the	current pr	ogram e	xecuted			
			10: r	un mo	de, r	orma	al pro	gram	run							
			11: re	epeat	mode,	RUN	MD	reset,	PC h	nold aftei	r the curre	nt progra	m execut	ed		

10.3.5 CTRSR, LED Control Source Selection Register

Addr	Address: 0x55, R/W, default: 0x0000															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	CS9 CS8 CS7 CS6 CS5 CS4 CS3 CS2 CS1 0 0												
Bit	Symbol Description															
7:2	C	Sx	LED	ED control source												
			0: LEDx controlled by SRAM program													
			1: LI	EDx c	ontrolle	d by ex	kternal	MCU v	ia l ² C i	nterfac	е					

10.3.6 IMAX1~IMAX6, LEDx Maximum Output Current Register

Address:	0x57~0)x59, R/	W, defa	ıult: 0x <mark>0</mark> 0	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		IMAX2		0	IN.	/IAX1					0				
0		IMAX6		0	IN.	/IAX5		0	IIV	IAX4		0		MAX3	3
0	0	0	0		IN.	ЛАХ9			IIV	8XA				MAX7	7
Bit	Syn	Symbol Description IMAX1 LEDx maximum output current selection													
10:8	IMA	IMAX1 LEDx maximum output current selection													
14:12	IMA	IMAX1 LEDx maximum output current selection IMAX2 000: 0mA (default)													
2:0	IMA	AX3	001: 3	3.5mA											
6:4	IMA	AX4	010: 7	7.0mA											
10:8	IMA	AX5	011: 1	0.5mA											
14:12	IMA	AX6	100: 1	4.0mA											
2:0	IMA	AX7	101: 1	7.5mA											
6:4	IMA	8X <i>P</i>	110: 2	21.0mA											
10:8	IMA	AX9	111: 2	4.5mA											

10.3.7 LISR, LED Interrupt Status Register

Add	ress: 0	x5E, R	(clear b	y read	ing), de	efault: 0	0000x0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LIS
Bit	Syn	nbol	Descr	ription											
1	LI	S	LED p	orogran	n end ir	nterrup	t status	, set by	/ END i	nstructi	ion with	n paran	neter in	t=1, us	ed for
			inform	n exterr	nal MCI	J that p	orogran	n has fi	nished	LCR.L	.IE is th	nė enab	ole bit fo	or LIS.	
			0: no	interrup	ot										
			1: inte	errupt re	equest										

10.3.8 SADDR, Program Start Address Register

Addı	ress: 0	x5F, R/	W, defa	ault: 0x	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				SAE	DDR			
Bit	Sym	nbol	Descr	ription											
7:0	SAE	DR	SRAN	/l pro	gram	startin	g add	dress.	For	reload	and	run	mode,	if	setting
			PMD.	PROG	MD=10), progr	am will	jump t	o PC=	SADDR	and ru	ın aga	in.		

10.3.9 PCR, LED Program Control Pointer Register

Addr	ess: 0	x60, R	/W, def	fault: 0	x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				F	.C			
Bit	Sym	nbol	Desc	ription											
7:0	Р	С	SRAN	M prog	ram po	inter(F	PC), ca	an be wr	itten by	I ² C int	erface				
			For n	ormal	prograr	n exe	cution	, set the	PC poi	nter at	PMD.	PROGN	1D = 00	mode a	t first,
			and th	hen wr	ite PMI	D.PRC	OGMD	with 10							

10.3.10 CMDR, LED Command Register

Addre	ess: 0x6	61, R/V	V, defa	ult: 0x0	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							С	MD							
Bit	Sym	nbol	Desc	ription											
15:0	CN	/ID										D comr			
												RSR.CS		The ex	rternal
			contro	olled c	omman	d ad	apted [·]	the sam	e instru	iction	with in	iternal A	SP.		

10.3.11 RA/RB/RC/RD,LED Internal Program Register

Addr	ress: 0x6	2~0x65, F	R, defaul	t: 0x00	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0					RA			
0	0 0 0 0 0 0 RB														
0	0	0	0	0	0	0	0					RC			
0	0	0	0	0	0	0	0					RD			
Bit	Syr	nbol	Descrip	otion											
7:0	RA/RB	/RC/RD	LED in	ternal	prograr	n reg	ister, r	ead on	lly, for	debug	g usag	je.			

10.3.12 R1~R8, LED Internal Data Register

Addı	ress: 0	x66~0	x6D, R	defau	It: 0x00	000									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0					R1			
0	0	0	0	0	0	0	0					R2			
0	0	0	0												
0	0	0	0	0 0 0 0 R3 0 0 0 0 R4											
0	0	0	0	0	0	0	0					R5			
0	0	0	0	0	0	0	0					R6			
0	0	0	0	0	0	0	0					R7			
0	0	0	0	0	0	0	0					R8			
Bit	Syn	nbol	Desc	ription				•		•				•	
7:0	R1^	∼R8	LED i	nterna	l data r	egiste	r, for d	ebug us	sage.						

10.3.13 GRP, LED Group Operation Register

Addre	ess: 0x	6E, R,	defau	lt: 0x0	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	GS9	GS8	GS7	GS6	GS5	GS4	GS3	GS2	GS1		
Bit	Sym	nbol	Desc	ription	1										



Ī	10:2	GS[8:0]	LED channel selection for external group control command.
			GS[n]=0, LED _n is not included in external LED command with chan=0x1E;
			GS[n]=1, LED _n is included in external LED command with chan=0x1E;

10.3.14 WADDR, LED Program Loading Address Register

Addı	ress: 0	x7E, R	/W, de	fault: 0	x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				AD	DR			
Bit	Symb	ool	Desc	ription											
7:0	ADDI	R	SRA	M addr	ess for	progra	am acc	cess via	I ² C inte	rface					

10.3.15 WDATA, LED Program Loading Data Register


Addre	ess: 0x7	7F, R/V	V, defai	ult: 0x0	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CC	DDE							
Bit	Sym	nbol	Desci	ription										>	
15:0	CO	DE	SARN	/I data	for prog	gram a	ccess	via I ² C i	nterface	Э					

10.3.16 WPR, Writing Protection Register


Addre	ss: 0x7	7D, R/\	N, defa	ult: 0x5	5500										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			WF	PW				0	0	0	0	0	0	0	0
Bit	Sym	nbol	Descri	otion											
15:8	WF	PW	writing	protec	ction co	ontrol,	If WPV	V=0x55	, all re	egister	is writ	able, c	therwis	se all	register
			except	for WF	PR is no	ot allow	ed to b	e writte	en.						

11 TAPE AND REEL INFORMATION


11.1 Carrier Tape (All Dimensions are in Millimeters)



11.2 PIN1 Direction



11.3 Reel




PRODUCT SPECIFICATIONS							
TYPE WIDTH	ØΑ	ØN	W1 (Min)	W2 (Max)	DRN. : ZHD	2005. 06. 25	TITLE:Platic Reel
12MM	330 ±2.0	100 ±1.0	12.4	19.4	Did. This		

Notes:

- i. Material: polystyrene
- ii. Flatness: maximum permissible 3mm
- iii. All dimensions are in millimeters
- iv. Surface resistivity: 10⁵ to 10¹¹ ohms/sq or less
- v. All unmarked tolerance: ± 0.5

12 PACKAGE DESCRIPTION




Note: All Dimensions are in Millimeters



SIDE VIEW


13 RECOMMENDED LAND PATTERN



Note: All Dimensions are in Millimeters

29

14 REFLOW



Reflow Note	Spec		
Average ramp-up rate (217°C to peak)	Max. 3°C /sec		
Time of Preheat temp. (from 150°C to 200°C)	60-120sec		
Time to be maintained above 217°C	60-150sec		
Peak Temperature	>260°C		
Time within 5°C of actual peak temp	20-40sec		
Ramp-d <mark>own rate</mark>	Max. 6°C /sec		
Time from 25°C to peak temp	Max. 8min		

Package Reflow Standard Profile

NOTE 1: All data are compared with the package-top temperature, measured on the package surface;

NOTE 2: AW9109 adopted the Pb-Free assembly.

15 REVISION HISTORY

Vision	Date	Change Record
V1.0	Sept. 2017	Officially Released
V1.1	June. 2018	Update the ordering information Add the recommended land pattern Update the electrical characteristics Update the reflow information
V1.2	Sep. 2018	Update the storage temperature
V1.3	Nov. 2018	Update document description of AW9109
V1.4	Feb. 2019	Add power on procedure



16 DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices.

AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)