

3-Channel Capacitive Touch and Proximity Controller

Features

- 3-channel capacitive sensing
 - Self/Mutual capacitive sensing techniques
 - Capacitance resolution down to 1aF
 - Auto-Offset-Tuning (AOT)
 - Adaptive Temperature Compensation
 - Effective waterproof
 - Independent configurations per channel
- Built-in gesture/event recognition:
 - Click/Wear detection \triangleright
 - Linear slide detection
 - Capacitive force detection
- 400kHz I2C interface
 - 1.2/1.8V IO logic supported
 - Default address: 0x12
- External interrupt pin INTN, open-drain output
- Built-in brown-out reset(BOR)
- Low power consumption

 \triangleright Active mode: 15.5µA Doze mode: 6.5µA Sleep mode: 5.0µA Deep Sleep mode: 2.5µA

- 2.7V~3.6V power supply
- WLCSP 1.75mm×1.19mm×0.57mm-8B package

Applications

Mobile phones, Tablets, Laptops Wearable devices, TWS Desk lamp, Smart door locks

General Description

AW93203CSR is an 3-channel capacitive proximity and touch controller mainly used for wear detection, touch key, linear slider, wheel slider, etc. The chip can realize accurate position detection for lamp dimming, volume adjustment, etc.

AW93203CSR can recognize various gestures, such as single/double/triple click, short/long press and linear slide with the high-resolution capacitive sensing. The chip integrates mutual capacitive technology and dedicated algorithm, which greatly improve the waterproof performance for touch key.

The built-in ultra-low-power MCU and 16KB flash realize AFE sampling control, signal filtering, RF noise suppression, adaptive temperature compensation, baseline tracking, touch/wearing status determination, etc. The chip can flexibly customize the program and support online upgrade function.



Typical Application Circuit






Figure 1 AW93203CSR Typical Application Circuit

Pin Configuration and Top Mark




Pin Definition

No.	NAME	DESCRIPTION						
A1	SCL	I ² C clock, requires pull-up resistor						
A2	VCC	Power supply (2.7V~3.6V) , requires decoupling capacitor						
A3	A3 CS2 Capacitive sensor input/shield/digital I/O							
A4	GND	Ground						
B1	SDA	I ² C data, requires pull-up resistor						
B2	INTN	Interrupt output, requires pull-up resistor						
В3	CS0	Capacitive sensor input/shield/digital I/O						
B4	CS1	Capacitive sensor input/shield/digital I/O						



Functional Block Diagram



Notes: AFE means Analog Front-End.


Figure 2 Functional Block Diagram

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW93203CSR	-40°C ~ 85°C	WLCSP 1.75mm×1.19mm ×0.57mm-8B	20XT	MSL1	ROHS+HF	4500 units/ Tape and Reel

Absolute Maximum Ratings(NOTE1)

PARAMETER	PARAMETERS					
Supply vo <mark>ltage ran</mark>	Supply voltage range VCC					
Input voltage range	Input voltage range CSx, SCL, SDA, INTN					
Output voltage range	CSx, SCL, SDA, INTN	-0.5V to 3.6V				
Operating free-air temper	erature range	-40°C to 85°C				
Maximum operating junction	temperature T _{JMAX}	150°C				
Storage temperatur	e T _{STG}	-65°C to 150°C				
Lead temperature (soldering	ng 10 seconds)	260°C				
E	ESD(Including HBM CDM)(No	OTE 2)				
НВМ	НВМ					
CDM	CDM					
	Latch-Up					
Test condition: according	+IT: 350mA					
rest condition, according	Test condition: according to JESD78E					



NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The HBM test method: ESDA/JEDEC JS-001-2017 ,the CDM test method: ESDA/JEDEC JS-002-2018.

Recommended Operating Conditions

PARAMETERS	SYMBOL	MIN	MAX	UNIT
Supply voltage	VCC	2.7	3.6	V
Pull-up voltage	VIO	1.2	3.6	V
Ambient temperature	T _A	-40	85	°C

Electrical Characteristics

Note:Typical values are given for T_A = +25°C, VCC=2.8V unless otherwise specified.

PAF	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
CHIP CURREN	NTS					
IDEEPSLEEP Deep Sleep Mode Current		LDO on, OSC off I ² C listening		2.5		μΑ
I _{SLEEP}	Sleep Mode Current	LDO on, OSC on I ² C listening		5.0		μΑ
I _{DOZE} Doze Mode Current Active Mode Current		SCANPERIOD = 400ms FREQ = 100kHz CDCRES = 6 CHEN = b000001 Digital filter features OFF I ² C listening. No load		6.5		μА
		SCANPERIOD = 30ms FREQ = 100kHz CDCRES = 6 CHEN = b000001 Digital filter features OFF I ² C listening. No load		15.5		μΑ
CAPACITANC	E SENSING					
Crange	Measurement Range		±0.55	±2.2	±9.9	pF
N _{BIT}	Measurement			21		bits
Cres	Resolution		1			aF
Fosc Nominal OSC Frequency				4		MHz
F _{Trim} OSC Trim Accuracy		Around Nominal Value, Ta=25°C, VCC=2.8V	-4		4	%
F _{Temp} OSC Temp. Dependency		Around Nominal Value, Full Ta range, VCC=2.8V	-1		1	%
Fvcc	OSC VCC Dependency	Around Nominal Value, Ta=25°C, Full VCC range	-0.6		0.6	%



PAR	AMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Fs	Nominal Sampling Freq	Programmable with FREQ			250	kHz
Срсехт	External DC Cap. to GND per Measurement Phase	One CSx as measured input			220	pF
R _{FILTIN}	Input driving Res		0		30	kΩ
R _{INT}	Compensation Res		125		1000	Ω
TEMPERATUR	E SENSING					
T _{INRANGE}	Input Range	Ambient Temperature(T _A)	-40		85	°C
Toutrange	Output Range		0		32767	LSB
I ² C INTERFAC	E					
I _{OL} (SDA, INTN)	Output low current	VoL≪0.4V	8			mA
ViH	Input high level	SCL, SDA	0.84		3.6	V
V _{IL}	Input low level	SCL, SDA	-0.5		0.36	V
tdeg_sda	SDA deglitch time	SDA		88		ns
tdeg_scl	SCL deglitch time	SCL		77		ns

I²C Interface Timing

	PARAMETER	MIN	TYP	MAX	UNIT
Fscl	Interface Clock frequency			400	kHz
T _{HD:STA}	(Repeat-start) Start condition hold time	0.6			μS
T _{LOW}	Low level width of SCL	1.3			μs
T _{HIGH}	High level width of SCL	0.6			μs
T _{SU:STA}	(Repeat-start) Start condition setup time	0.6			μs
T _{HD:DAT}	Data hold time	0			μs
T _{SU:DAT}	Data setup time	0.1			μs
T _R	Rising time of SDA and SCL			0.3	μs
T _F	Falling time of SDA and SCL			0.3	μs
T _{SU:STO}	Stop condition setup time	0.6			μs
T _{BUF}	Time between start and stop condition	1.3			μs

awinic




Figure 3 I²C Interface Timing

Capacitive Sensor Basics

When a conductive object, such as a finger, comes in contact or close proximity with the sensing electrode, the capacitance of one or more sensors changes. The figure below shows the basic structure and equivalent model of a capacitive sensor. The top layer is the front-panel, and the middle green area below is a copper sensor pad. The sensor is usually surrounded by ground, resulting in a parasitic capacitance(CPARA).

There are two main operational modes in the capacitance sensing circuits: self-capacitance sensing and mutual capacitance sensing. An electric field is created around the sensor when system is working. In the selfcapacitance sensing mode, with target object approaching, some of the electric field lines couple to the target object and add a small amount of finger capacitance (Cprox) to the existing Cpara. This feature can be used to detect proximity or touch action.

At least two electrodes are needed in the mutual capacitance sensing mode: one is a transmitter (Tx) and the other is a receiver (Rx). Tx and ground will form a capacitance (CPARAT); Rx and ground will form a capacitance (CPARAR); Tx and Rx will form a capacitance (C_M). When target object approaches, Tx and Rx will form a capacitance (C_M) which is less than C_M.




Figure 4 Capacitive Sensor Structure

Detailed Functional Description

Overview

AW93203CSR is a capacitive in-ear detection and touch key controller with a built-in ultra-low-power MCU. Each sensor channel can be configured as mutual capacitance detection or self-capacitance detection. AW93203CSR is composed of AFE, MCU, FLASH, RAM, OSC, I²C, etc. AFE is mainly used to drive the sensor and shield electrodes, and convert the capacitance of sensor to digital data. MCU executes the algorithm program in the FLASH, and performs basic operations such as signal filtering, baseline calculation, automatic compensation for environmental drift, radio frequency(RF) noise suppression, proximity detection, etc. It is able to accurately identify single/double/triple click, short/long press, linear slide and wheel slide, etc.

Capacitive Sensing Techniques

The proximity sensing system consists of three parts: capacitive sensor, AFE and DSP. Among them, the function of AFE is to drive the capacitive sensor and the shield electrode, and convert the sensor capacitance into digital data. The function of DSP is to process the data from AFE and transmit the sensor capacitance value (CapDiff, CapValid) together with proximity status (status) to the host. When the target object is approaching or moving away, the proximity sensing system will transmit key information to the host after dedicated processing.




Figure 5 Proximity Sensor Operation Overview

AFE Description




Figure 6 AFE Block Diagram

- MUX selects CSx as capacitance measurement input or shield output
- If CSx is used as shield electrode, it is excited by shield driver. The driven shield signal is a replica of the sensor signal. Shield electrode around can protect the sensor from environmental interference, and reduce the parasitic capacitance.
- Cap-to-Voltage integrates a charge amplifier, it detects the sensor capacitance with a charge-transfer method. The capacitance is converted into a voltage signal, which is the input of ADC.
- * Offset Compensation measures parasitic capacitance(CPARA), which is compensated during the process of charge transferring of Cap-to-Voltage. Thus, the input capacitance of Cap-to-Voltage is nearly CPROX alone.
- * Temp Sensor measures the temperature of the chip, and the output is converted by ADC to digital data. The temperature data can be used as reference to correct the capacitance measurement result.
- ADC converts voltage signals obtained by Cap-to-Voltage or Temp Sensor into AdcData.

DSP Description




Figure 7 Digital Signal Processing Diagram

- X DSP processes the AdcData from the AFE, and finally outputs a series of reliable proximity status.
- X Data Filter effectively filters the high-frequency noise and interference, which greatly improves the signal-to-noise ratio(SNR).
- The adaptive temperature compensation module can automatically compensate for environmental drift in real time, especially temperature drift. Thereby it can be ensured that the final proximity status will not be misjudged due to temperature drift.

- * The role of the Baseline is to further track the slowly varying data caused by the residual temperature compensation or other gradual environmental drift.
- * Finally, the Status Decision module outputs a certain and reliable proximity status based on the Diff data and the proximity threshold etc.

SCAN Period




Figure 8 Active Mode and Doze Mode Scan Period

Each scan period can be divided into three stages. In the first stage, the selected sensor channel is scanned and AdcData is generated. In the second stage, the AFE is closed and the AdcData obtained by the DSP module is processed. In the last stage, all data processing has been completed and the chip enters idle status, in order to reduce power consumption, neither AFE nor MCU will work.

The figure above shows the composition and meaning of the active mode and doze mode scan periods. The scan period of active mode and doze mode can be configured by register SCANCTRL1(Address: 0x1A04) and AFECFG3_CHx (x=0,1,2). Generally, doze mode consumes much lower power than active mode.


Clock

The AW93203CSR uses a built-in 4MHz OSC clock.

Reset

Power On Reset (POR)

Reset operation is triggered during power up. When nRST released, the initialization process starts to perform and it will last for about 20ms. INTN will be set to low when the initialization process is completed, then I²C can communicate normally.






Figure 9 Power On Timing

Brown Out Reset (BOR)

awinic

Reset operation is triggered when VCC drop to the threshold of BOR. After the reset operation, all the registers will be reset to the default value. The chip returns to normal operation mode until the power supply rises to a normal value.




Figure 10 Brown Out Timing

Soft Reset

The soft reset operation can be triggered by writing "0x3C" to the soft reset register (Address: 0xFF18). After the reset operation is completed, all the registers will be reset to the default value.




Figure 11 Soft Reset Timing

上海艾为电子技术股份有限公司 shanghai awinic technology co., Itd

Apr. 2022 V1.1

Initialization

After power on, OSC runs normally, and MCU starts to execute the initialization program in Flash ROM. It performs the following operations.

- Read information from NVM
- Issue an interrupt after initialization and then enters into sleep mode.

Operation Mode

There are four operation modes in the AW93203CSR: Deep Sleep, Sleep, Active and Doze.

Deepsleep

The device power consumption is lowest in this mode. OSC and AFE are closed, CPU is sleeping, only I²C interface is active.

Sleep

The device is in a low power state. OSC is on, AFE is off, and CPU is sleeping, waiting for interrupt to wake up.

Active

The device works at full speed. All modules including AFE, MCU, OSC, etc., are running normally. When no touch or proximity has been detected for some time, it will automatically switch to Doze mode. In this mode the external HOST can send Sleep command to switch the device into sleep mode.

Doze

The scan period is long, MCU and AFE work intermittently. During the large part of period, most modules are in idle state. So the average power consumption is lower.

Once a proximity is detected in doze mode, it will automatically return to active mode. The external HOST can also send Sleep command to switch the device to sleep mode.




Figure 12 Operation Mode Switching

Interrupt

The AW93203CSR reports the interrupt signal to the host through the INTN pin. Register IRQSRC (Address: 0x4410) stores interrupt information, including the completion of parasitic capacitance calibration, scan cycle completion, and so on. Register IRQSRC is cleared after host read. Each specified interrupt triggered or not can be configured by register IRQEN (Address: 0x4414).

I²C Interface

AW93203CSR supports the I²C serial bus and data transmission protocol in fast mode at 400kHz. It operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1k\sim10k\Omega$ and the typical value is 4.7kΩ. AW93203CSR can support different high level of the I2C interface. Additionally, the I2C device supports continuous read and write operations. The I²C register address is 16-bit and register data is 32-bit, and the data transmission is in bigendian mode.

PC Start/Stop

I²C start: SDA changes from high level to low level when SCL is high level. I²C stop: SDA changes from low level to high level when SCL is high level.






Figure 13 I²C Start/Stop Condition Timing

Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 14 Data Validation Diagram

ACK (Acknowledgement)

ACK means the successful transfer of I²C bus data. After master sends an 8-bit data, SDA must be released; SDA is pulled down to GND by slave device when slave acknowledges.

When master reads, slave device sends 8-bit data, releases the SDA and waits for ACK from master. If ACK is sent and I²C stop is not sent by master, slave device sends the next data. If ACK is not sent by master, slave device stops to send data and waits for I²C stop.




Figure 15 I²C ACK Timing

Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

I²C Register address is 16-bit and register data is 32-bit. Note that I²C also support 8-bit data transfer. Writing process of I2C is showed as below picture.



Figure 16 I²C Write Byte Cycle

Read Cycle

I²C supports read operation data format with repeated start conditions, so there are two formats of I²C read operations. Read process of I²C is showed as below picture.




Figure 17 I²C Read Byte Cycle


Gestures

AW93203CSR can implement several gestures on the button and slider, including single-click, double-click, triple-click, short-press, long-press and slide.

Single-click

Single-click refers to a quick tap event, when a touch is triggered and then released in the same location within a short period of time. The clickth and intervalth threshold can be adjusted according to practical application requirements. **Single-click** event is based on the following conditions:

- > 1st condition: The time of the touch state must be less than the clickth.
- > 2nd condition: The time between two touch states must be more than the *intervalth*.



Notes:

Clickth: the maximum touch time of a valid single-click event Intervalth: the maximum interval between two valid single-click events

Figure 18 Single-click Sequence Diagram

Double-click and Triple-click

Double-click refers to two quick tap events and triple-click refers to three quick tap events. The definition of triple-click and double-click are different in the number of taps. Double-click and triple-click events are based on the following conditions:

- > 1st condition: The time of the touch state must be less than the *clickth*.
- > 2nd condition: The time between two adjacent touch states must be less than the *intervalth*.

Intervalth: the maximum interval between two valid single-click events

Longpressth: the minimum touch time of a long-press event




Figure 19 Double-click and Triple-click Sequence Diagram

Short-press

Short-press refers to a short time touch event, **Short-press** gesture is based on the following condition: The time during the touch state must be less than the *longpressth* and more than *shortpressth*.

Short-press will generate two interrupt messages. The first interrupt is reported when the touch time reaches the *shortpressth*. The second interrupt is reported when the touch state is released.





Figure 20 Short-press Sequence Diagram

Long-press

Long-press refers to a long time touch event. **Long-press** is based on the following condition: The time during the touch state must be more than the *longpressth*.

Long-press will generate two interrupt messages. The first interrupt is reported when the touch time reaches the *shortpressth*. The second interrupt is reported when the touch time reaches the *longpressth* threshold.



Shortpressth: the minimum touch time of a short-press event Longpressth: the minimum touch time of a long-press event

Figure 21 Long-press Sequence Diagram

Slide

Slide is based on the following condition: The coordinate change during the touch state must be more than the *slideth*(the minimum slip distance of a slide event).

A click(or press) is more difficultly recognized as a **slide** with a higher *slideth*. A **slide** is more difficultly recognized as a click(or press) with a lower *slideth*.





Figure 22 Slide Sequence Diagram

Single sliding definition: The finger touches the slide bar, slide for distance on the slide bar, and the sliding

awinic



event is reported after the finger leaves. There are two slide speed levels: fast sliding and slow sliding.




Figure 23 Single Sliding Diagram

Application Information





Figure 24 AW93203CSR Typical Application Circuit (an in-ear and a touch key)



AW93203CSR Typical Application Circuit (a slider)

Capacitors Selection

The recommended value of the capacitance C1 is 1µF and C2 is 0.1µF.

Resistor Selection

The recommended values of the resistor R1~R3, which were applied in pins SCL,SDA and INTN, are 4.7kΩ. The recommended values of the resistor R4~R6, which were applied in pins CS0~2, are 390Ω.

Recommended Components List


Component	Name	Description	TYP.	Unit
С	C1 -		1	μF
C	C2	-	0.1	μF
D	R1,R2,R3	5% resolution	4.7	kΩ
R	R4,R5,R6	5% resolution	390	Ω

PCB Layout Consideration

AW93203CSR is a 3-channel capacitive touch and proximity controller, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

- 1. All peripheral components should be placed as close to the chip as possible. C1 and C2 should be close to VCC. Avoid connecting peripheral devices and chip pins with two different layers of copper, use the same layer of copper instead.
- 2. Place the chip close to capacitive sensor and make trace as short as possible.
- 3. Make sure the sensor and traces be away from mic, earphone line in case of disturbing audio line.
- 4. Place reference channel along with sensor channel to get better performance.
- 5. Use low noise power supply for SAR sensor.


Tape And Reel Information



TAPE DIMENSIONS K0+ _A0_

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
 P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
 D1: Reel Diameter
- D0: Reel Width


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



DIMENSIONS AND PIN1 ORIENTATION


D1	D0	A0	В0	K0	P0	P1	P2	W	Pin1 Quadrant
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Pilli Quadralit
179.00									Q2

All dimensions are nominal




Package Description


awinic



Top View




Side View



Unit:mm

Land Pattern Data





Unit: mm



Revision History

Version	Date	Change Record					
V1.0	Jun.2021	Officially released					
V1.1	Apr.2022	Modifying gesture Definitions.					

Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)