# 2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Applications

# **Features**

- Voltage Level Translator Without Direction-Control Signal
- Maximum Data Rates
  - 24Mbps (Push Pull)
  - 2Mbps (Open Drain)
- Power Supply Range:
  - A Port and VCCA: 1.1V to 3.6 V
  - B Port and VCCB: 1.65 V to 5.5 V
  - VCCA ≤ VCCB
- Pull Up Resistors are Integrated in A Port and B Port
- No Power-Supply Sequencing Required: Either VCCA or VCCB Can be Ramped First
- Support Ultra-Low Power Consumption Mode with OE Pin is Low Voltage Level
- Latch -Up Performance Exceeds ±200mA Under JESD 78 Standard
- DFN 1.4mm×1.0mm×0.37mm-8L Package
- FOWLP 0.928mm×1.928mm×0.463mm-8B
   Package

# **Applications**


- I<sup>2</sup>C / SMBus
- UART
- GPIO
- Handheld Devices Interface

### **General Description**

AW39112 is a 2-bit high-performance voltage-level translator without direction control signal, which is a non-inverting converter and can be used to convert digital signal with mixed-voltage systems. It needs two separate power supply rails, with the A ports tracks the  $V_{CCA}$  ranging from 1.1 V to 3.6 V, and the B ports tracks the  $V_{CCB}$  ranging from 1.65 V to 5.5 V. This makes the chip has capabilities of support both lower and higher logic signal levels translation between any of the 1.2V, 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes.

The OE input circuit is supplied by VCCA. Meanwhile, OE is recommended to be tied to GND through an external pull-down resistor to ensure all I/O to be pulled to the supply voltage. No power supply sequencing requirements means either VCCA or VCCB can be powered up first, and OE should be enabled after both VCCA and VCCB are established.

# **Typical Application Circuit**







All trademarks are the property of their respective owners

# **Pin Configuration And Top Mark**

awinic





### **Pin Definition**

Pin	No.	Pin Name	Description
DNR	FOR	FIII Name	Description
1	C1	VCCA	A-port supply voltage. $1.1V \le VCCA \le 3.6 V$ , VCCA $\le VCCB$ .
2	D2	A1	Input/output A1.
3	D1	A2	Input/output A2.
4	B1	GND	Ground.
5	C2	OE	Output enable.
6	A1	B2	Input/output B2.
7	A2	B1	Input/output B1.
8	B2	VCCB	B-port supply voltage. $1.65 \text{ V} \leq \text{VCCB} \leq 5.5 \text{ V}.$

www.awinic.com

Copyright © 2021 SHANGHAI AWINIC TECHNOLOGY CO., LTD

3

# **Functional Block Diagram**





Figure 3 AW39112 Function Block

# **Typical Application Circuit**



### Figure 4 AW39112 Application Circuit

### Notice for typical application circuits:

- 1. In any case, the A/B Ports Voltage cannot be higher than the VCCA/VCCB voltage. Otherwise, the leakage current will flow from A/B Ports to VCCA/VCCB.
- 2. The device driving the A/B ports must have the driving capacity at least ±1 mA.

### **Ordering Information**

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW39112DNR	-40°C~85°C	DFN 1.4mm×1.0mm ×0.37mm-8L	LCM	MSL1	ROHS+HF	4500 units/ Tape and Reel
AW39112FOR	-40°C~85°C	FOWLP 0.928mm×1.928mm ×0.463mm-8B	H5T5	MSL1	ROHS+HF	4500 units/ Tape and Reel

# Absolute Maximum Ratings(NOTE1)

PARAMETERS	MIN	MAX	UNIT	
Supply voltage range V <sub>CCA</sub> (NOTE2	r)	-0.5	5	V
Supply voltage range V <sub>CCB</sub> <sup>(NOTE</sup>	2)	-0.5	6.5	V
	A port	-0.5	5	V
Input voltage range, V <sub>I</sub> <sup>(NOTE2)</sup>	B port	-0.5	6.5	V
Output valte se sense in high or low state (NOTE2)	A port	-0.5	5	V
Output voltage range in high or low state, $V_O^{(NOTE2)}$	B port	-0.5	6.5	V
Input clamp current, I <sub>lk</sub>	V1<0		-50	mA
Output clamp current, I <sub>Oк</sub>	V <sub>0</sub> <0		-50	mA
Operating free-air temperature rat	Operating free-air temperature range			°C
Operating junction temperature T」			125	°C
Storage temperature T <sub>STG</sub>			150	°C
Lead temperature (Soldering 10 sec	conds)		260	°C

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: With respect to GND

# **ESD** Rating And Latch Up

PARAMETERS	VALUE	UNIT
HBM (Human Body Model) (NOTE 3)	±2	kV
CDM(NOTE 4)	±1.5	kV
Latch-Up <sup>(NOTE 5)</sup>	+IT: 200 -IT: -200	mA

NOTE3: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: ESDA/JEDEC JS-001-2017

NOTE4: Test method: ESDA/JEDEC JS-002-2018

NOTE5: Test method: JESD78E

# **Recommended Operating Conditions**

VCCI is the VCC associated with the input port.

	PARAMETERS	CON	DITIONS	MIN	МАХ	UNIT
Vcca	Supply voltage for A port			1.1	3.6	V
Vссв	Supply voltage for B port			1.65	5.5	V
V⊮ High-level input voltage		Aport	V <sub>CCA</sub> =1.1V~1.95V V <sub>CCB</sub> =1.65V~5.5V	V <sub>cci</sub> -0.3	Vcci	V
		A-port	V <sub>CCA</sub> =2.3V~3.6V V <sub>CCB</sub> =1.65V~5.5V	Vcci-0.4	Vcci	V
	B-port	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V	V <sub>CCI</sub> -0.4	V <sub>CCI</sub>	V	
		OE input	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V	Vcca×0.65	5.5	V
		A-port	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V	0	0.15	V
VIL	Low-level input voltage	B-port	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V	0	0.15	V
		OE input	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V	0	V <sub>CCA</sub> ×0.35	V
		A-port (NOTE 6)	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V		10	ns/V
Δt/ΔV	Input transition rise or fall rate	B-port (NOTE6)	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V		10	ns/V
		Control input	V <sub>CCA</sub> =1.1V~3.6V V <sub>CCB</sub> =1.65V~5.5V		10	ns/V
TA	Operating junction temper	ature TA		-40	85	°C

NOTE6: The parameter is defined for push-pull driving.

### **Thermal Information**

PARAMETERS	VALUE	UNIT
Junction-to-ambient thermal resistance $\theta_{JA}$	246	°C /W

## **Electrical Characteristics**

### **DC Electrical Characteristics**

Operating under recommended conditions, VCCA  $\leq$  VCCB, T<sub>A</sub>=25°C for typical values (unless otherwise noted)

P	ARAMETER	TEST CONDITION	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	MIN	ТҮР	MAX	UNIT
Vона	Port A output high voltage	I <sub>OH</sub> = -20µА, V <sub>IB</sub> ≥V <sub>CCB</sub> -0.4V			Vcca×0.67			V
Vola	Port A output low voltage	I <sub>OL</sub> =1mA, V <sub>IB</sub> ≤0.15V			$\cdot$		0.4	V
V <sub>OHB</sub>	Port B output high voltage	I <sub>OH</sub> = -20µА, Via≥Vcca-0.2V			V <sub>CCB</sub> ×0.67			V
Volb	Port B output low voltage	I <sub>OL</sub> =1mA, V <sub>IA</sub> ≤0.15V	1.1~3.6	1.65~5.5			0.4	V
Ŀ	OE input	VI=V <sub>CCI</sub> or GND, T <sub>A</sub> =25°C	1.1~3.0	1.05~5.5	-1		1	μA
lı –	leakage current	V <sub>I</sub> =V <sub>CCI</sub> or GND, T <sub>A</sub> =-40°C to 85°C			-2		2	μA
loz	A or B port	OE=V <sub>IL</sub> , V <sub>I</sub> =GND, T <sub>A</sub> =-40°C to 85°C			-2		2	μA
102	output current	OE=V <sub>IL</sub> , V <sub>I</sub> = V <sub>CCI</sub> , T <sub>A</sub> =-40°C to 85°C			-1		1	μA
		OE=VIH,	1.1~3.6	1.65~5.5			1	μA
	VCCA supply	VI=Vo=Open, Io=0,	3.6	0			1	μA
ICCA VCCA supply current		T <sub>A</sub> =25°C	0	5.5			-1	μA
	current	OE=Vін	3.6	5.5		0.06		μA
	VI=Vo=Open, Io=0,	3.6	0		0.05		μA	
		T <sub>A</sub> =85°C	0	5.5		-0.01		μA
		$\begin{array}{c} OE=V_{IH}\\ V_{I}=V_{O}=Open,\ I_{O}=0,\\ T_{A}=25^{\circ}C \end{array}$	1.1~3.6	1.65~5.5			8	μA
			3.6	0			-1	μA
Іссв	VCCB supply		0	5.5			1	μA
1000	current	OE=Vін	3.6	5.5		2		μA
		VI=Vo=Open, Io=0,	3.6	0		-0.01		μA
		T <sub>A</sub> =85°C	0	5.5		0.04		μA
Іссв+ Ісса	Combined supply current	V <sub>I</sub> =V <sub>0</sub> =Open I <sub>0</sub> =0	1.1~3.6	1.65~5.5			9	μA
Rpu	Resistor pull-up value	T <sub>A</sub> =25°C	1.1~3.6	1.65~5.5	8	10	12	kΩ
RNPASS	The resistor of NMOSFET between A port and B port	OE=V <sub>IH</sub> , VI=0.15V I <sub>source</sub> =10mA, T <sub>A</sub> =25°C	1.8	3.3		25		Ω
	Input / Output	A port: T <sub>A</sub> =25°C	3.3	3.3		3.4	1	pF
CIO	capacitance	B port: T <sub>A</sub> =25°C	3.3	3.3		3.4		pF
Cı	Input capacitance	OE: T <sub>A</sub> =25°C	3.3	3.3		1		pF

www.awinic.com

Copyright © 2021 SHANGHAI AWINIC TECHNOLOGY CO., LTD

### Timing Requirements (NOTE1)

awinic

PARAMETER		TEST CONDITION	MIN	MAX	UNIT		
V <sub>CCA</sub> =1.1V±0.	Vcca=1.1V±0.15V / 2.5V±0.2V / Vcca=3.3V±0.3V						
		V <sub>CCB</sub> =1.8V±0.2V		21			
Data Rate		V <sub>CCB</sub> =3.3V±0.3V		24	Mbps		
		V <sub>CCB</sub> =5V±0.5V		24			
		V <sub>CCB</sub> =2.5V±0.2V	45				
tw	Pulse Duration	V <sub>CCB</sub> =3.3V±0.3V	40		ns		
		V <sub>CCB</sub> =5V±0.5V	40				

Output load: C<sub>L</sub>=15pF, push-pull driver, and T<sub>A</sub>=-40°C to  $85^{\circ}$ C.

NOTE1: The parameter's variation is guaranteed by design, not production tested.

### **Switch Characteristics**

Output load: CL=15pF, TA=25°C for typical values (unless otherwise noted), VccA=1.1V

PARAMETER	TEST CONDITION		V <sub>CCB</sub> =1.65V	V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V	UNIT	
PARAMETER			ТҮР	ТҮР	ТҮР	UNIT	
t <sub>PHL</sub> (NOTE2)	A to B	Push-pull	12	17.9	23.5	20	
LPHL (*****==)	AIUB	Open-drain	8.6	13.5	18.8	ns	
t <sub>PLH</sub> (NOTE2)	A to D	Push-pull	18.8	15.7	15.2		
(PLH()) = = )	A to B	Open-drain	27.3	26.4	19.4	ns	
t <sub>PHL</sub> (NOTE2)	D to A	Push-pull	3.6	3.2	2.8		
(PHL(110122)	B to A	Open-drain	4.7	3.5	3.7	ns	
t <sub>PLH</sub> (NOTE2)	B to A	Push-pull	8.7	2.7	1.8	ns	
(PLH(110122)		Open- <mark>d</mark> rain	0.5	0.8	0.8		
ten Enable time	OE to A or B		31	14.8	12.8	ns	
t <sub>dis</sub> disable time	OE to A or B		139.8	161	97	ns	
t, output rice time	A part rise time	Push-pull	24.3	15.3	8.9	20	
t <sub>rA</sub> output rise time	A port rise time	Open-drain	162.4	106.3	76.2	ns	
	D part rias time	Push-pull	35.6	24.2	17.1		
t <sub>rB</sub> output rise time	B port rise time	Open-drain	141.2	65.5	30.9	ns	
tu output foll time	A part fall time	Push-pull	6.4	5.3	3.1		
t <sub>fA</sub> output fall time	A port fall time	Open-drain	5.6	4.6	4.2	ns	
te output foll time	D port fall time	Push-pull	15	25.8	37.5		
t <sub>fB</sub> output fall time	B port fall time	Open-drain	12.3	21.8	31.4	ns	
tsk Skew time output	Channel to channe	el skew	4.9	4.7	4.3	ns	

Output load:  $C_L$ =15pF,  $T_A$ =25°C for typical values (unless otherwise noted),  $V_{CCA}$ =1.8V.

PARAMETER	TEST CONDITION		V <sub>CCB</sub> =1.8V	V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V	UNIT
FARAMETER			ТҮР	ТҮР	ТҮР	
t <sub>PHL</sub> (NOTE2)	A to B	Push-pull	1.4	2.3	3.2	ns
(PHL(******)		Open-drain	3.6	4	4.7	
t <sub>PLH</sub> (NOTE2)	A to B	Push-pull	2.1	3.2	3.3	ns
(PLH(NOTE2)		Open-drain	0.1	0.2	0.3	
tphl <sup>(NOTE2)</sup>	B to A	Push-pull	3.1	2.3	1.8	ns

www.awinic.com

Copyright © 2021 SHANGHAI AWINIC TECHNOLOGY CO., LTD

PARAMETER	TEST CONDITION		V <sub>CCB</sub> =1.8V	V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V	UNIT
FARAIVIETER			ТҮР	ТҮР	ТҮР	
		Open-drain	2.4	1.9	2	
t <sub>PLH</sub> (NOTE2)	R to A	Push-pull	4	2.3	1.7	20
(PLH()))	B to A	Open-drain	0.19	0.28	0.38	ns
ten Enable time	OE to A or B		21	10.7	7.2	ns
t <sub>dis</sub> disable time	OE to A or B		138	152.7	156.5	ns
t coutout rice time	A port rise time	Push-pull	10.2	4.5	4.1	ns
t <sub>rA</sub> output rise time		Open-drain	118.4	77.3	56.2	
t - output rice time	D part rice time	Push-pull	8.2	5.6	4.7	
t <sub>rB</sub> output rise time	B port rise time	Open-drain	125.3	60.3	29.4	ns
t output fall time	A part fall time	Push-pull	5.9	2.5	1.4	
t <sub>fA</sub> output fall time	A port fall time	Open-drain	4.5	3.9	3.5	ns
te output foll time	D port fall time	Push-pull	3.7	4.2	5.4	20
t <sub>fB</sub> output fall time	B port fall time	Open-drain	6.6	6.8	7.7	ns
tsk Skew time output	Channel to chann	el skew	0.8	0.7	0.7	ns

Output load: CL=15pF, TA=25°C for typical values (unless otherwise	ise note	ed), VCCA=2.5V
--	----------	----------------

PARAMETER	TEST CON		V <sub>CCB</sub> =2.5V	V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V	UNIT	
FARAMETER			ТҮР	ТҮР	ТҮР	UNIT	
t <sub>PHL</sub> (NOTE2)	A to D	Push-pull	1.6	1.7	1.9	ns	
(PHL(110122)	A to B	Open-drain	1.8	2	2.8	ns	
t <sub>PLH</sub> (NOTE2)	A to B	Push-pull	1.7	2.2	2.4	20	
(PLH(*******	AIUB	Open-drain	0.1	0.1	0.2	ns	
t <sub>PHL</sub> (NOTE2)	B to A	Push-p <mark>u</mark> ll	2	1.8	1.6	20	
(PHL(110122)	D IU A	Open-drain	1	1.3	1.3	ns	
t <sub>PLH</sub> (NOTE2)		Push-pull	2.2	1.7	1.4		
(PLH(NOTE2)	B to A	Open-drain	0.1	0.1	0.2	ns	
ten Enable time	OE to A or B	E to A or B		9.1	7.3	ns	
t <sub>dis</sub> disable time	OE to A or B		143.4	152.4	154.9	ns	
t contront rise time		Push-pull	4.4	3.7	2.9	ns	
trAoutput rise time	A port rise time	Open-drain	88.7	74.1	54.5		
t <sub>rB</sub> output rise time	B port rise time	Push-pull	4.6	4.1	3.6	ns	
	b port lise time	Open-drain	91.8	67.1	37.2		
tu output foll time	A port fall time	Push-pull	2.9	2.6	2.4	ns	
trA output fall time	A port fall time	Open-drain	3.8	3.3	2.6		
te output foll time	P port fall time	Push-pull	2.7	3.2	3.4	20	
t <sub>fB</sub> output fall time	B port fall time	Open-drain	3.8	4	5.1	ns	
tsk Skew time output	Channel to channe	el skew	0.8	0.8	0.9	ns	

Output load: CL=15pF, TA=25°C for typical values (unless otherwise noted), VCCA=3.3V

PARAMETER	TEST CON		V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V	UNIT
FARAMETER	TEST CONDITION		ТҮР	ТҮР	UNIT
+ (NOTE2)	A to D	Push-pull	1	1.5	20
t <sub>PHL</sub> (NOTE2) A to B		Open-drain	0.9	1.4	ns

www.awinic.com

Copyright © 2021 SHANGHAI AWINIC TECHNOLOGY CO., LTD


AW39112 Jul. 2022 V1.3

PARAMETER	TEST COL		V <sub>CCB</sub> =3.3V	V <sub>CCB</sub> =5V		
PARAMETER	TEST CO	NDITION	ТҮР	ТҮР		
t <sub>PLH</sub> (NOTE2)	A to D	Push-pull	1.7	1.8		
(PLH(NOTE))	A to B	Open-drain	0.1	0.2	ns	
t <sub>PHL</sub> (NOTE2)		Push-pull	1.7	1.6		
IPHL(110722)	B to A	Open-drain	0.5	1.2	ns	
t <sub>PLH</sub> (NOTE2)	D to A	Push-pull	1.8	1.4	ns	
(PLH(NOTE))	B to A	Open-drain	0.1	-0.1		
ten Enable time	OE to A or B		7.9	6.9	ns	
t <sub>dis</sub> disable time	OE to A or B		148.1	159.7	ns	
t autout rise times	A port rise time	Push-pull	3.3	2.8	ns	
trA output rise time		Open-drain	69.3	51.8		
t output rice time		Push-pull	3.7	3.3	ns	
trB output rise time	B port rise time	Open-drain	72.6	43.1		
t output fall time	A part fall time	Push-pull	2.6	2.4	20	
t <sub>fA</sub> output fall time	A port fall time	Open-drain	3.4	3.1	ns	
	D part fall times	Push-pull	2.5	2.8		
tfB output fall time	B port fall time	Open-drain	3.4	3.6	ns	
tsk Skew time output	Channel to chann	el skew	1.2	1.1	ns	


NOTE2: tPHL presents propagation delay from high to low, and tPLH presents propagation delay from low to high.


# **Typical Characteristics**

### **Test Information**




Test Circuit for Date Rate, Pulse Duration, Propagation Delay, Rise Time and Fall Time






Test Circuit for Date Rate, Pulse Duration, Propagation Delay, Rise Time and Fall Time

### Figure 6 Load Circuit of Open-Drain Driver



- 1.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 2.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 3. VCCI is the VCC associated with the input port.
- 4. VCCO is the VCC associated with the output port.
- 5. The resistance and Capacitance values at output notes above are the total effective values.


### Figure 7 Load Circuit for Enable-Time and Disable-Time Measurement



The input pulses should have the following characteristics:

- 1. f<sub>IN</sub> ≤10MHz.
- 2. dv/dt  $\geq$  1V/ns.

awinic






(1) The Waveform 1 is obtained under the condition that the input is low and S1 at  $2^{*}V_{CCO}$ .

(2) The Waveform 2 is obtained under the condition that the input and S1 at OPEN.

### Figure 9 Enable and Disable Times

### Typical Curve T<sub>A</sub>=25°C



### **Detailed Functional Description**

AW39112 is a 2-bit high-performance voltage-level translator without direction control signal, which is a noninverting converter and can be used to convert digital signal with mixed-voltage systems. Port A can support I/O voltages from 1.1 V to 3.6 V, while Port B is able to support I/O voltage range from 1.65 V to 5.5 V. The chip uses a transmission gate architecture with an rising edge rate accelerator (one-shot), to increase overall data rate. Also,  $10k\Omega$  pull-up resistors are integrated in the chip, which ensures the chip not only supports push-pull applications but also can be used in open-drain applications directly.

### **One-shot Accelerator**

The One-Shot rising edge accelerator circuit speeds up the rising edge to help increasing the chip's data rate. Once the chip has detected the rising edge of the input signal from low to high, the one-shot circuit generates a pulse signal of approximately 30ns, which enables the internal pull-up PMOS transistor between power supply and output, thereby accelerating the output port from low to high. During this acceleration phase, the output resistance of the driver is reduced from  $10k\Omega$  to approximately  $60\Omega$ . While detecting the output has been turned up, the one-shot pulse signal is finished and pull-up PMOS transistor is quickly turned off. This architecture reduces the average dynamic power consumption of the chip while allowing it to meet different drive requirements.

### Gate Bias

For the bidirectional voltage translator AW39112, a NMOS switch transistor is used between the input and output. When translating high level, the NMOS transistor is turned off, and the input and output terminals are isolated so that they do not impact each other. When the low level is translated, the NMOS switch transistor is fully turned on, so that the output terminal can be quickly pulled down to the low voltage level. Therefore, the gate bias voltage of the NMOS switch transistor is set to a fixed value about VCCA+VTH. It is also because of this architecture that VCCA≤VCCB needs to be guaranteed in the applications.

### Enable Control

The AW39112's OE pin can disable the chip by setting OE to low voltage level, allowing all I/O to be pulled to the supply voltage through a 5M $\Omega$  internal pull-up resistor. The disable time (t<sub>dis</sub>) represents the delay time from OE going low to the chip turns to OFF-state. And the enable time (t<sub>en</sub>) indicates the delay time from OE going high to the chip working in translation state. Meanwhile, OE is recommended to be tied to GND through an external pull-down resistor to ensure the ultra-low power-supply quiescent current. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

### **Input Driver**

The rising edge time of the signal ( $t_{rA}$ ,  $t_{rB}$ ) and propagation delay time from low to high ( $t_{PLH}$ ) are determined by the rising edge rate of the input signal, the ONE-SHOT accelerator's pull-up capability, and the capacitive load of the port. The falling edge time of the signal ( $t_{rA}$ ,  $t_{rB}$ ) depends on the falling edge rate of the input signal, the output impedance of the external driver, and the capacitive load on the data line. Similarly,  $t_{PHL}$  and the maximum data rate also depend on the output impedance of the external driver. So, the test conditions for  $t_{rA}$ ,  $t_{rB}$ ,  $t_{rA}$ ,  $t_{rB}$ ,  $t_{PLH}$ ,  $t_{PLH}$ ,  $t_{PHL}$  and maximum data rate in the data sheet are that the output impedance of the external driver is less than 50 $\Omega$ .

# awinic

### Output Load

It is recommended that a PCB layout with short PCB layout length:


- 1. Avoid excessive capacitive load triggers ONE-SHOT circuit falsely;
- 2. It can ensure that the round trip delay of any reflection is less than a single ONE-SHOT duration;
- 3. Improve signal integrity.

Meanwhile, the pulse width of the ONE-SHOT circuit is approximately 30 ns, which determines the maximum output load capacitance that the chip can drive. For very heavy output capacitive loads, the one-shot accelerator will time-out before the output is fully pulled to high level, at which case the signal transmission will be distorted. So the ONE-SHOT duration design requires a trade-off between dynamic power consumption, capacitive load driving capability and maximum data rate. The signal tw at the maximum translation rate should be greater than the maximum pulse width of the ONE-SHOT circuit, and the delay caused by the output capacitive load should be less than the maximum pulse width of the ONE-SHOT circuit.

www.awinic.com

# **Application Information**

awinic



### Figure 14 AW39112 Application Circuit

AW39112 is a 2-bit voltage-level translator without direction control signal, which is suitable for interfacing devices or systems operating at different interface voltages with one another. Port A can supports I/O voltages from 1.1 V to 3.6 V, while Port B is able to support I/O voltage range from 1.65 V to 5.5 V. Also,  $10k\Omega$  pull-up resistors are integrated in the chip, which ensures the chip not only supports push-pull applications but also can be used in open-drain applications directly.

### **VCC Capacitor Selection**

The device is a 2-bit high-performance voltage-level translator that requires adequate power supply decoupling. Place a low equivalent-series-resistance (ESR) ceramic capacitor, recommend  $0.1\mu$ F or larger than  $0.1\mu$ F.

### **RPD Selection**

Driving OE pin HIGH to enable the device. If the voltage level of OE pin is low, all I/O are pulled to the supply voltage through a  $5M\Omega$  internal pull-up resistor. OE is recommended to be tied to GND through an external pull-down resistor to ensure the ultra-low power-supply quiescent current. OE pin is high impedance without internal pull down resistor, customer can choose the resistor value based on the source drive capability and current consumption.

### **PCB Layout Consideration**

- 1. Maintain the integrity of the ground plane and avoid being divided by routing signal lines or power lines on the complete ground plane.
- 2. The input capacitor of the power supply should be close to the pin of the chip to achieve the best filtering effect. The distance between the input capacitor and the pin of the chip is recommended not to exceed 3mm.
- 3. In order to maintain the integrity of the transmission signal, the length of the signal transmission line should be as short as possible, parallel routing should be avoided when the signal transmission line is routed across layers, and the input and output paths of the signal should be as symmetrical as possible.






Figure 15 AW39112DNR Layout Example








# Tape And Reel Information (DFN)



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Note: The above picture is for reference only. Please refer to the value in the table below for the actual size


All Dimension	ns are r	ominal

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1 Quadrant
(mm)									
178	8.4	1.2	1.6	0.5	2	4	4	8	Q1

# **Tape And Reel Information (FOR)**



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

All Dime	ensions	s are no	minal						
D1 (mm)	D0 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
179.00	9.00	1.03	2.03	0.58	2.00	4.00	4.00	8.00	Q1




# Package Description (DFN)






# Package Description (FOR)






# Land Pattern Data (DFN)





# Land Pattern Data (FOR)



# **Revision History**

Version	Date	Change Record					
V1.0	Feb. 2021	Official Released					
V1.1	Nov. 2021	<ol> <li>Modified the test condition of R<sub>NPASS</sub>(Page 7)</li> <li>Modified the test condition of V<sub>OHA</sub> and V<sub>OHB</sub> in DC Electrical Characteristics (Page 8)</li> <li>Added I<sub>IK</sub> and I<sub>OK</sub> in Absolute Maximum Ratings(Page 6)</li> <li>Modified Package description(POD) (FOR) (Page 21)</li> </ol>					
V1.2	Apr. 2022	<ol> <li>Changed the value of V<sub>IH</sub> for A port (Page 7)</li> <li>Modified some formats</li> </ol>					
V1.3	Jul. 2022	<ol> <li>Modified some formats</li> <li>Added PCB layout consideration (Page 18)</li> </ol>					

# awinic

### DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)