Smart 18 LED Driving SoC with Audio Synchronization

FEATURES

- 6 current sink and 3 current switch driving up to 18 LEDs or 6 RGBs in matrix display mode
 - Global 16 current steps, max 75mA
 - Individual 12 bit PWM dimming control
 - Individual 256 steps of constant current
- Embedded MCU, Flash ROM, reloadable lighting effect firmware for dedicated application
- Audio input, 8bit ADC, -12dB~51dB AGC for gain adjustment
- Pre-load LED lighting program
 - > Flowing-water music sync lighting effect
 - Skyline breathing lighting
 - > 18 independent automatic breathing light
- Cascade for multi-chip synchronization
- LED current accuracy: ±10%
- LED matching accuracy: ±10%
- Low dropout voltage: 100mV
- 400kHz I²C[™] interface (I²C address: 0x6A/6B)
- Single power supply, 2.7V~5.5V
- QFN4X4-24L package

GENERAL DESCRIPTION


AW22118 is a smart LED driving SoC with audio synchronization, integrated with MCU, Flash ROM, SRAM, ADC, PGA, and LED driver circuit. All lighting effect is implemented by pre-loaded firmware designed for specific application.

There are 6 constant current sinks (LED1~6) and 3 current switch (COM1~3) capable of driving up to 18 LEDs or 6 RGB LEDs in matrix display mode. Each LED has 256 current steps for brightness or color-mixing, 12-bit PWM level for dimming. When the max output current is 75mA with 1/3 cycle rate, 25mA average current is available for each LED.

Additionally, parameter configurable PGA, ADC, digital filters provide flexible sampling and process function for audio input. Unusually brilliant audio sync lighting effects could be achieved by sophisticated firmware design.


AW22118 is available in QFN4X4-24L package, it operates from 2.7V to 5.5V over $-40^{\circ}C$ to $+85^{\circ}C$.

TYPICAL APPLICATION CIRCUIT



www.awinic.com.cn

PIN CONFIGURATION AND TOP MARK





PIN DEFINITION

Pin No	NAME	DESCRIPTION
1	COM2	Current Switch connect to LED's anode in matrix display mode.
2	COM3	Current Switch connect to LED's anode in matrix display mode.
3	VBAT	Power Supply (2.7V-5.5V).
4	BP	LDO output, externally connect 1uF bypass capacitor.
5	AUD	Audio in, ac-coupled input
6	SCL	Serial Clock Input for I ² C Interface.
7	SDA	Serial Data I/O for I ² C Interface.
8	EN	Enable pin. When tied to ground, the device is reset. Interally pulled down to GND with a resistor of $300k\Omega$.
9,10,12,24	NC	No Connect. Must be floating, for chip test.
11	AD	I ² C address selection. Internally pull down to ground.
13,18	GND	GND
14	LED6	Constant Current Sink, connect to LED's cathode.
15	LED5	Constant Current Sink, connect to LED's cathode.

www.awinic.com.cn

Copyright © 2017 SHANGHAI AWINIC TECHNOLOGY CO., LTD

awinic technology co., ltd

LED4	Constant Current Sink, connect to LED's cathode.
LED3	Constant Current Sink, connect to LED's cathode.
LED2	Constant Current Sink, connect to LED's cathode.
LED1	Constant Current Sink, connect to LED's cathode.
INTN	Interrupt pin, active low.
SYNC	Synchronize pin, used to synchronize clock in multiple AW22118 application. Should be floated if not used.
COM1	Current Switch connect to LED's anode in matrix display mode.
GND	Must be connected to GND.
	LED3 LED2 LED1 INTN SYNC COM1

FUNCTIONAL BLOCK DIAGRAM






Figure 2 Function Block

www.awinic.com.cn

TYPICAL APPLICATION CIRCUITS










ORDERING INFORMATION

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW22118 QNR	-40°C ~ 85°C	QFN4X4-24L	AW22118	MSL3	ROHS+HF	6000 units/ Tape and Reel



ABSOLUTE MAXIMUM RATINGS (NOTE 1)

PARAMETE	RANGE				
Supply voltage rat	-0.3V to 6.0V				
	SCL, SDA, EN <mark>, AD</mark>	-0.3V to 6.0V			
Input voltage range	LED1~LED6,COM1~COM3	-0.3V to 6.0V			
Output voltage range	SDA,INTN	-0.3V to 6.0V			
Junction-to-ambient therm	nal resistance θ _{JA}	53°C/W			
Operating free-air temp	-40°C to 85°C				
Maximum Junction tem	150°C				
Storage temperatu	Storage temperature T _{STG}				
Lead Temperature (Solde	ring 10 Seconds)	260°C			
	ESD ^(NOTE 2)				
НВМ	НВМ				
MM	ММ				
СДМ	±2000V				
	Latch-up				
Test Condition: JEDEC STANDARD I	NO.78E SEPTEMBER 2016	350mA			

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a $1.5k\Omega$ resistor into each pin. Test method: MIL-STD-883J Method 3015.9

ELECTRICAL CHARACTERISTICS

	V _{BAT} =3.8V, T _A =25°C	for typical values	(unless otherwise noted)
--	--	--------------------	--------------------------

Symbol	Description	Test Conditions	Min	Тур.	Max	Units
Power Sup	oply		1		1	
V _{BAT}	Input operation voltage		2.7		5.5	V
I _{SHUTDOWN}	Current in Shutdown mode	EN=0V			1	μA
ISTANDBY	Current in Standby mode	EN=1.8V, GCR.CHIPEN=0		7	15	μA
I _{ACTIVE}	Quiescent Current in Active mode	EN=1.8V ,GCR.CHIPEN= 1 all LED off	450	600	1000	μA
V _{POR_BAT}	POR voltage of VBAT			1.75		V
V_{POR_LDO}	POR voltage of LDO			1.0		V
V _{UVLO}	UVLO voltage	Register UVTHR 0x10=0x03 (default)	-7%	2.2	+7%	V
$V_{\rm UVLO_HYS}$	UVLO hysteresis			0.1		V
T _{OTP}	Over temperature protect			150		°C
T _{HYS}	OT hysteresis			20		°C
Fosc	Oscillator Frequency		-5%	24.576	+5%	MHz
LED Drive	r					
I _{LED}	Sink current of LEDx	IMAX=75mA,PWM=255, CURRENT=255 for LEDx	0	-	75	mA
1		I _{LED} =8~75mA	-10%		+10%	%
I _{ACC}	Current accuracy	I _{LED} =2~6mA	-15%		+15%	%
		I _{LED} =8~75mA	-10%		+10%	%
Іматсн	Matching accuracy	I _{LED} =2~6mA	-15%		+15%	%
		I _{LED} =15mA		100	130	mV
V _{DROP1}	Dropout voltage for LEDx	I _{LED} =20mA		130	160	mV
		I _{LED} =30mA		150	190	mV

www.awinic.com.cn

A State Content of C

		I _{LED} =75mA		250	320	mV
		I _{LED} =6*10=60mA		35	50	mV
V _{DROP2}	Dropout voltage for COMx	I _{LED} =6*20=120mA		60	90	mV
		I _{LED} =6*75=450mA		250	310	mV
F _{PWM}	PWM frequency	Register PWM_FREQ=0, Matrix mode, 3 COM ports	-5%	375	+5%	Hz
Digital Logical Interface						
V _{IL}	Logic input low level	AD,EN,SDA,SCL,SYNC			0.4	V
V _{IH}	Logic input high level	AD,EN,SDA,SCL,SYNC	1.3			V
I _{IL}	Low level input current	SDA,SCL,SYNC		5		nA
I _{IH}	High level input current	SDA,SCL,SYNC		5		nA
V _{OL}	Logic output low level	SDA,INTN, I _{OUT} = <mark>3m</mark> A			0.4	V
IL	Output leakage current	SDA ,INTN open drain			1	nA

awinic technology co.,Itd

I²C INTERFACE TIMING

	Parame	ter Name	Min	Тур.	Max	Units
F _{SCL}	Interface Clock fr	equency			400	kHz 📢
т	De glitak time	SCL		200		ns
T _{DEGLITCH}	Deglitch time		250		ns	
T _{HD:STA}	(Repeat-start) Sta	art condition hold time	0.6			μs
T _{LOW}	Low level width o	SCL	1.3			μs
T _{HIGH}	High level width c	f SCL	0.6			μs
T _{SU:STA}	(Repeat-start) Sta	art condition setup time	0.6			μs
T _{HD:DAT}	Data hold time		0			μs
T _{SU:DAT}	Data setup time		0.1			μs
T _R	Rising time of SD	A and SCL			0.3	μs
T _F	Falling time of SD	A and SCL			0.3	μs
T _{SU:STO}	Stop condition se	tup time	0.6			μs
T _{BUF}	Time between sta	rt and stop condition	1.3			μs




Figure 5 I²C Timing Parameters

FUNCTIONAL DESCRIPTION

POWER-ON-RESET

Upon initial power-up, the AW22118 is reset by internal power-on-reset, and all register are reset to default value, and LED driver is shut down.

Once the supply voltage VBAT drops below the threshold voltage V_{POR_VBAT} (1.75V), or the LDO output voltage is below V_{POR_LDO} (1.0V), the power-on-reset will be activated to reset the device again.


OPERATING MODE

After power-up, if external pin EN is low, the device keeps in shut-down state. In shut-down state, all internal circuit do not work, I²C interface is closed and the power current consumption is very low (<1µA).

If pin EN is pulled high, the device enters stand-by state. In Standby state, only part of the internal circuit can work: the LDO works in low-power mode, the OSC still keeps closed, and I^2C interface is opened. The current consumption in stand-by state is less than 10µA. When bit CHIPEN of GCR register is set to 1 in standby mode, AW22118 enters into active mode.

In active state, the internal LDO switch to full-load mode, and the OSC starts to work to provide stable clock signal. User can configure the device via I²C interface, invoke MCU to run specified pre-loaded MCU program to produce expected lighting effect.

Below is the recommended operation timing:



In **active** state, If **register GCR.CHIPEN** is set to 0, the device return to standby state, and all LED drive will be turn off.

SOFTWARE RESET

Writing 0x55 to register SRSTR (register: 0x01) via I²C interface will reset the device, including all internal circuits and configuration registers.

UNDER VOLTAGE LOCK OUT (UVLO)

The voltage on pin VBAT is monitored internally by the AW22118. When voltage of VBAT drops below predefined threshold (2.2v typically, register UVTHR configurable, address 0x10), the bit UIS is set to 1 in ISR register (address 0x0A). After a read, the register ISR can be cleared.

```
www.awinic.com.cn
```

If both bit UVME and UVLOE in register GCR (address 0x02) are set, when UVLO condition is met, the bit CHIPEN in register GCR will be cleared, all current lighting effect is halted, and the device will be forced to standby state.

The bit UVLME enables or disables UVLO monitor, the bit UVLOE control the protection function of UVLO turn on or off. By default, both bits are 0, both UVLO monitor and protection are switched off.

OVER TEMPERATURE PROTECTION

When the device reaches 150°C, the over-temperature protection be activated, and the bit OIS is set to "1" in

register ISR (address 0x0A), and after a read, the register ISR can be cleared. The bit OTMD and bit OTPD in register GCR (address 0x02) control OT monitor and OTP protection function enabled and disabled respectively. By default, both OT monitor and OTP protection are enabled.

When Over Temperature (OT) condition is met and OTP is enabled, the bit CHIPEN in register GCR will be cleared, all current lighting effect is halted, and the device will be forced to standby state.

INTERRUPT

Interrupt function is provided on pin INTN. When interrupt status is set in register ISR and corresponding interrupt enable bit is set, interrupt occurs.

There are two kind of interrupt mode: Level mode and Pulse mode.

If bit INTMD in register ICR (address 0x08) is 0, Level mode is active, and INTN is pulled low when interrupt takes place, it will keeps until register ISR is read via I²C interface.

If bit INTMD is set, Pulse mode is active, pin INTN outputs a negative pulse when interrupt occurs. The width of pulse is configured by bits INTWTH in register ICR.

In AW22118, there are 8 interrupt sources, they are all enabled or disabled by register IER (address 0x09).

I²C INTERFACE

AW22118 supports the I²C serial bus and data transmission protocol in fast mode at 400kHz. AW22118 operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1k\sim10k\Omega$ and the typical value is $4.7k\Omega$. AW22118 can support different high level ($1.8V\sim3.3V$) of this I²C interface.

DEVICE ADDRESS

The I²C device address (7-bit) of AW22118 is 0x6A (pin AD is low) or 0x6B (pin AD is high), followed by the R/W bit (Read=1/Write=0).

DATA VALIDATION

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.





Figure 6 Data Validation Diagram

²C START/STOP

I²C start: SDA changes form high level to low level when SCL is high level.

I²C stop: SDA changes form low level to high level when SCL is high level.






ACK (ACKNOWLEDGEMENT)

ACK means the successful transfer of I²C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I^2C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I^2C stop.





awinic technology co.,Itd

WRITE CYCLE

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. In a write process, the following steps should be followed:

- a) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes the control register address will be incremented by one after acknowledge signal (repeat step 6,7)
- i) Master generates STOP condition to indicate write cycle end




Figure 9 I²C Write Byte Cycle

READ CYCLE

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- h) Slave device sends acknowledge signal if the slave address is correct.

www.awinic.com.cn

- i) Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- k) If the master device generates STOP condition, the read cycle is ended.




Figure 10 I²C Read Byte Cycle

MCU AND PROGRAM CONTROL

AW22118 integrated an 8bit MCU, 18kB Flash ROM and 1kB SRAM. Along with these peripherals such as timer, watchdog, audio sample/process module, LED matrix display control module, a flexible, powerful and LED application-oriented system-on-chip (SoC) platform is built. Upon the SoC platform, all lighting effect are implement by MCU, user can design different firmware program according to different application.

Via I²C interface, external controller can download or update new firmware into internal Flash ROM, and control embedded MCU to execute or stop certain functional program conveniently by send task message to register TASK0 and TASK1 (address 0x05,0x06).

By default, the operating frequency of MCU is 24.576MHz, which can be configured via bits FREQ[3:0] in register CLKCR (address 0x03), the lowest frequency is 1.024MHz. The lower the operating frequency, the less the power consumption by MCU.

LED MATRIX CONTROL MODULE

上海艾为电子技术股份有限公司 shanghai awinic technology co.,Itd




Figure 11 LED Matrix Display Control Module

There are 6 constant current sink (LED1~ LED6) and 3 current switches (COM1~COM3). In matrix display mode, the device can drive 18 single-color LEDs or 6 RGB LED.

Each LEDx has 256 steps of constant current and 12 bit/4096 levels PWM duty cycle controlled by MCU, 3 COM pins are also controlled by MCU to drive PMOS current switches in time-division mode. In matrix display mode, MCU updates the current, PWM level for each LED periodically, and switches on COM1, COM2, COM3 in turn to generate animation lighting effect.




Figure 12 Scan Timing in Matrix Display Mode

LED CURRENT

Globally, the maximum output current (I_{MAX}) for all LEDs is set by register IMAX (address 0x0b), which only can be set via I²C interface. The 4 bit max current option provides 16 level current adjustment from 2mA to 75mA (refer to register description of IMAX)

Individual LED is 8bit /256 steps of current selectable, which only can be set by internal MCU according to dedicated lighting effect program in firmware. In RGB application, different current level for R,G and B LED can form to different color mixed, so totally 256x256x256 color-mixing schemes is available.

If the max output current is I_{MAX} , and 8bit current level is M_{SET} for LEDx, the practical constant current I_{OX} for LEDx could be denoted as:

$$I_{OX} = I_{MAX} * M_{SET}/255 (M_{SET} = 0 \sim 255)$$

PWM DIMMING CONTROL

Besides of 256 steps of constant current for individual LED, 12bit/4096 levels of PWM is provided for each LED.

14

www.awinic.com.cn

The frequency of PWM modulation only can be set by MCU. Every PWM period, and internal interrupt is generated to inform MCU to update the value of current and PWM for each LED as well as change active current switch among 3 COM pin.

Generally, PWM level is used for dimming adjustment, the ramp curve of PWM transition can be arbitrarily set by firmware program in AW22118. Usually exponential curve is applied, different transition curve create different blinking or breathe lighting effect.

AUDIO SAMPLE AND PROCESS

When bit AUDE in register AUDCTR (address 0x0C) is set, the integrated audio process block is enabled, which contains a programmable-gain amplifier (PGA), an 8bit ADC and a digital process module.

The block diagram of audio sample and process path is shown in the Figure below.




Figure 13 Audio sample and process path

The analogue audio signal is AC-coupled to pin AUD with an external DC blocking capacitor, and then amplified by PGA. An 8bit ADC converted amplified analog signal to digital code, and then sent to digital process block for filter and analysis. The output of digital process block can be accessed by MCU for further processing for lighting effect generation.

The common mode voltage of PGA is 1.0V, and the input voltage range on pin AUD is 0V to 2.0 V.

The PGA gain is set by an internal 6bit register that is only controlled by MCU, the adjustable range of gain is from -12 dB to +51dB, 1dB/Step. Auto-gain-control (AGC) function is implemented by software algorithm, which adjust gain setting in real-time according to the calculation results of input signal's peak and power.

The sampling rate of ADC is also set by MCU. After a sample obtained, an external interrupt request will be sent to MCU, and MCU responses to this interrupt and read back the sampled data for further process.

The audio synchronized lighting effect is determined by software completely. User can flexibly design program, modify not only current (color) but PWM level (brightness) also to achieve attractive effect.

FIRMWARE PROGRAM

In the AW22118, the user-programmable Flash ROM space is 17.5kB, which is divided into two area: the main array area (16kB) and the sub-array area (1.5kB). The address of the two area are continuous, and both can be used to store user program. The Flash ROM can be erased, burned, and verified through the I²C interface.

The main array area supports chip erase and sector (512Byte) erase, while the sub-array area only supports sector erase. Flash erase is the process of changing the storage content from 0 to 1. Programming can only

www.awinic.com.cn

awinic technology co.,Itd

burn flash data from 1 to 0, but not from 0 to 1. Before flash programming, it must be erased first. The AW22118 supports two programming modes: single-byte programming and sequential multi-byte programming. The single-byte programming mode does not require I²C interface rate, both 100kHz and 400kHz rate are permitted. As the Flash ROM limits the maximum programming accumulation time allowed on the same row, the sequential multi-byte programming mode only can be adopted in 400kHz I²C interface. In application of 100kHz I²C interface only single byte programming mode are recommended.

The following diagrams show the I^2C operating flow for different programming modes.




Figure 14 Single byte programming through 100k/400kHz l²C interface




Figure 15 Continuous single-byte programming through 100kHz/400kHz I²C interface

awinic technology co.,Itd




Figure 16 Sequential 128-bytes programming through 400kHz I²C interface

Note:

Due to the strict timing requirements of Flash ROM operation, incorrect operation may results in flash data errors. For detailed firmware programming guide, please contact AWINIC's FAE or refer to document: "Application note: AW22127/AW22118 FlashROM Program Guide".

REGISTER DESCRIPTION

REGISTER LIST

Addr.	Name	W/R	Function description			
00H	IDR	R	Device ID register			
01H	SRSTR	R/W	Software reset control register			
02H	GCR	R/W	Global control register			
03H	CLKCFG	R/W	clock configuration register			
04H	MCTR	R/W	MCU control register			
05H	TASK0	R/W	MCU Task setting register 0			
06H	TASK1	R/W	MCU Task setting register 1			
07H	PST	R	MCU program status register			
08H	ICR	R/W	Interrupt configuration regiser			
09H	IER	R/W	Interrupt enable register			
0AH	ISR	R	Interrupt status register			
0BH	IMAX	R/W	Global max output current for all LED pin			
0CH	AUDCTR	R/W	Audio path control register			
0DH	PIGR	R/W	PGA initial gain setting register			
0EH	PRGR	R	PGA real time gain register			
0FH	UVCR	R/W	UVLO detection configuration register			
10H	UVTHR	R/W	UVLO detection threshold register			

REGISTER BIT MAP

N I										
Name	W/R	Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
IDR	RO	0	0	0	1	1	0	0	0	
SRSTR	R/W	D7	D6	D5	D4	D3	D2	D1	D0	
GCR	R/W	ADPDD	ENPDD	OTMD	OTPD	UVME	UVLOE	OSCDIS	CHIPEN	
CLKCR	R/W	LOCS	LOCPD	CLM	(SEL		FF	REQ		
MCTR	R/W	-	-	-	-	-	MWE	MRST	ME	
TASK0	R/W		TASKO							
TASK1	R/W		TASK1							
PST	RO		PST							
ICR	R/W				INTWTH				INTMD	
IER	R/W	LIE	UIE	OIE	WDIE	SIE3	SIE2	SIE1	SIE0	
ISR	RO	LIS	UIS	OIS	WDIS	SIS3	SIS2	SIS1	SIS0	
IMAX	R/W	-	-	IMAX						
AUDCTR	R/W	-	-	-	-	PRCHG	PGABP	AGCE	AUDE	
PIGR	R/W			IGAIN						
PRGR	R					RG	GAIN			
	IDR SRSTR GCR CLKCR MCTR TASK0 TASK1 PST ICR IER ISR IMAX UDCTR PIGR	IDR RO SRSTR R/W GCR R/W CLKCR R/W CLKCR R/W TASK0 R/W TASK1 R/W PST RO ICR R/W IER R/W ISR RO IMAX R/W VDCTR R/W PIGR R/W	IDR RO 0 SRSTR R/W D7 GCR R/W ADPDD CLKCR R/W LOCS MCTR R/W - TASK0 R/W TASK1 R/W PST RO ICR R/W IER R/W LIE ISR RO LIS IMAX R/W - NDCTR R/W - PIGR R/W	IDR RO 0 0 SRSTR R/W D7 D6 GCR R/W ADPDD ENPDD CLKCR R/W LOCS LOCPD MCTR R/W TASK0 R/W TASK1 R/W PST RO ICR R/W IER R/W LIE UIE ISR RO LIS UIS IMAX R/W PIGR R/W - PIGR R/W	IDR RO 0 0 0 SRSTR R/W D7 D6 D5 GCR R/W ADPDD ENPDD OTMD CLKCR R/W LOCS LOCPD CLM MCTR R/W TASK0 R/W TASK1 R/W PST RO ICR R/W IER R/W LIE UIE OIE ISR RO LIS UIS OIS IMAX R/W PIGR R/W	IDR RO 0 0 0 1 SRSTR R/W D7 D6 D5 D4 GCR R/W ADPDD ENPDD OTMD OTPD CLKCR R/W LOCS LOCPD CLKSEL MCTR R/W - - - TASK0 R/W - - - TASK1 R/W - - T PST RO IICR R/W INTWTH IER R/W LIE UIE OIE WDIE ISR RO LIS UIS OIS WDIS IMAX R/W - - - - PIGR R/W - - - -	IDR RO 0 0 0 1 1 SRSTR R/W D7 D6 D5 D4 D3 GCR R/W ADPDD ENPDD OTMD OTPD UVME CLKCR R/W LOCS LOCPD CLKSEL MCTR R/W - - - - - - TASK0 R/W - - - - - - TASK1 R/W - - - TASK1 - - PST RO VIE VIE OIE WDIE SIE3 ISR RO LIS UIS OIS WDIS SIS3 IMAX R/W - - - - - VIDCTR R/W - - - PRCHG PIGR R/W IG	IDR RO 0 0 0 1 1 0 SRSTR R/W D7 D6 D5 D4 D3 D2 GCR R/W ADPDD ENPDD OTMD OTPD UVLOE CLKCR R/W LOCS LOCPD CLKSEL FF MCTR R/W - - - - MWE TASK0 R/W - - - - MWE TASK0 R/W - - - - MWE TASK1 R/W - - - - MWE PST RO - - PST - - MWE ICR R/W LIE UIE OIE WDIE SIE3 SIE2 ISR RO LIS UIS OIS WDIS SIS3 SIS2 IMAX R/W - - - - IM IGAIN	IDR RO 0 0 0 1 1 0 0 SRSTR R/W D7 D6 D5 D4 D3 D2 D1 GCR R/W ADPDD ENPDD OTMD OTPD UVME UVLOE OSCDIS CLKCR R/W LOCS LOCPD CLKSEL FREQ MCTR R/W - - - - MWE MRST TASK0 R/W - - - - - MWE MRST TASK0 R/W - - - - MWE MRST TASK1 R/W - - - - MWE MRST ICR R/W LIE UIE OIE WDIE SIE3 SIE2 SIE1 ISR RO LIS UIS OIS WDIS SIS3 SIS2 SIS1 IMAX R/W - - - </td	

www.awinic.com.cn

18

Copyright © 2017 SHANGHAI AWINIC TECHNOLOGY CO., LTD

Mar 2019 V1.6

Addr	Name	W/R	Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0FH	UVCR	R/W	-	-	DEGTIM					
10H	UVTHR	R/W	-	-	-	-	-	UVTH		

DETAILED REGISTER DESCRIPTION

IDR, Chip ID Register

Address:	0x00, RO, default	:: 0x18					
7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	DO

Bit	Symbol	Description

7:0	IDR	Chip ID, read out is 0x18 for AW22118
1.0	IDK	Chip ID, read out is 0x10 101 AWZZ110

SRSTR, Software Reset Register

Address:	0×01	R/W	default.	0v76
Auuress.	0.01,	Γ./ ٧ ٧,	ueraun.	0110

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
Bit	Symbol	Description					

	•	
7:0	IDR	Writing 0x55 to this register will cause reset for this device, including internal logic
		and configuration register.
		Read out value is always 0x76

GCR, Global Control Register

7	6	5	4	3	2	1	0
ADPDD	ENPDD	OTMD	OTPD	UVME	UVLOE	OSCDIS	CHIPEN

Bit	Symbol	Description
7	ADPDD	Disable internal pulled down resistor of pin AD 0: enable pulled-down resistor (default) 1: disable pulled-down resistor
6	ENPDD	Disable internal pulled down resistor of pin EN 0: enable pulled-down resistor (default) 1: disable pulled-down resistor
5	OTMD	Over Temperature monitor disable 0: OT monitor enabled (default) 1: OT monitor disabled.
4	OTPD	Over Temperature Protection disable control 0: enable OTP, clear CHIPEN bit when over-temperature condition is met (default) 1: disable OTP
3	UVME	UVLO monitor enable 0: enable UVLO monitor (default) 1: disable UVLO monitor
2	UVLOE	UVLO protect enable 0: enable UVLO protection (default) 1: disable UVLO protection, clear CHIPEN when UVLO fault is detected.

19 Copyright © 2017 SHANGHAI AWINIC TECHNOLOGY CO., LTD

1	OSCDIS	Internal OSC disable control. 0: enable (default) 1: disable
0	CHIPEN	Device operating Enable 0: Disable, the device is in standby state, only I ² C interface is active to keep low power state. (default) 1: Enable, the device enters active state

CLKCR, Clock Configuration Register

Address:	0x03, W/R, defa	ult: 0x00					
7	6	5	4	3	2	1	0
LOCS	LOCPD	CLKS	EL		FR	EQ	
Bit	Symbol	Description					
7	LOCS	Read only. Los case of clock l 0: clock input 1: Loss of Cloc	oeing provide exist	d from pin SY		rection is only u	useful in the
6	LOCPD	Disable protec 0: Enable prot 1: Disable pro	ection. LED c			ected ternal clock inp	out
5:4	CLKSEL	Internal Clock 00: use interna 01: use interna 1x: use extern	al OSC, and p al OSC and o	oin SYNC outp utput it to pin s	ut hi-Z SYNC		
3:0	FREQ	Internal maste 0: 24.576M 1:12.288 M 2: 8.192 M 3: 6.144M	IHz (default) IHz Hz		MHz MHz		

MCTR, MCU Control Register

Address: 0x04, W/R, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-	-	MWE	MRST	ME

Bit	Symbol	Description
2	MWE	MCU Wake Up Enable 0: No operation (default) 1: Send external to internal MCU to resume program execution
1	MRST	MCU Reset control 0: MCU reset (default) 1: MCU no reset
0	ME	MCU Work Enable 0: MCU disabled, no clock send to internal MCU 1: MCU enabled

TASK0, Task Register0

Address:	0x05, R/W, defau	lt: 0x00					
7	6	5	4	3	2	1	0
			TASK)			
Bit	Symbol	Description					
7:0	TASK0	MCU Task Code 0. Internal MCU can read this register to decide which function to execute. Before MCU operates, user should configure this register first, and then start up MCU.					

TASK1, Task Register1

Address: 0x06, R/W, default: 0x00

7	6	5	4	3	2	1	0
			TASK	l			
Bit	Symbol	Description					

7:0 TASK1 MCU Task Code 1, Its function is similar to register TASK0.

PST, MCU Program Execution Status Register

Address: 0x07, RO, default: 0x00

7	6	5	4	3	2	1	0
			PS	БТ			
Bit	Symbol	Description					
7:0	PST	0x00: No pro 0x01: Sleep 0x02: IDLE 0x10: Breath 0x11: Breath 0x20: Audio	ecution Status gram is execu e Lighting mod e Lighting has sync. Mode is sync. Mode ha	de is running finished running	s written by int	ernal MCU.	

ICR, Interrupt Configuration Register

Address: 0x08, R/W, default: 0x00

7	6	5	4	3	2	1	0
			INTWTH				INTMD
Bit	Symbol	Description					
7:1	INTWTH	Pulse Width Width = INTV		used in pulse	e interrupt mode ((INTMD=1)	
0	INTMD		e, pin INTN o	output low wh	en interrupt occu ve pulse when in		

IER, Interrupt Enable Register

Address: 0x09, R/W, default: 0x00

7	6	5	4	3	2	1	0
LIE	UIE	OIE	WDIE	SIE3	SIE2	SIE1	SIE0
Bit	Symbol	Description					
7	LIE	Loss of Clocl 0: Disable 1: Enable	k (LOC) Fault (default)	t Interrupt En	able		
6	UIE	UVLO Fault 0: Disable 1: Enable	Interrupt Enal (default)	ble			
5	OIE	Over Temper 0: Disable 1: Enable	rature Fault Ir (default)	nterrupt Enab	le		
4	WDIE	Watch Dog F 0: Disable (1: Enable	ault Interrupt (default)	Enable.			
3	SIE3		rsion Detect (default)	Error Interrup	t Enable		
2	SIE2		Correction Fa (default)	ilure Interrup	t Enable		
1	SIE1		Failure Interr (default)	upt Enable			
0	SIE0		rogram Comp (default)	blete Interrup	t Enable		

ISR, Interrupt Status Register

Address: (0x0A, RO <mark>, default</mark>	0x00					
7	6	5	4	3	2	1	0
LIS	UIS	OIS	WDIS	SIS3	SIS2	SIS1	SIS0
Bit	Symbol	Description					
7	LIS	Loss of Clock (LOC) Fault Interrupt Status 0: No interrupt 1: Interrupt					
6	UIS	UVLO Fault I 0: No interrup 1: Interrupt		ble			
5	OIS	Over Temper	ature Fault Ir	nterrupt Statu	S		
www.awinic.	com.cn		22	Copyright	D 2017 SHANGHA	A AWINIC TECHN	OLOGY CO., LTD

0: No interrupt 1: Interrupt

4	WDIS	Watch Dog Fault Interrupt Status. 0: No interrupt 1: Interrupt
3	SIS3	Firmware Version Detect Error Interrupt Status 0: No interrupt 1: Interrupt
2	SIS2	Flash-ROM Correction Failure Interrupt Status 0: No interrupt 1: Interrupt
1	SIS1	MCU Check Failure Interrupt Status 0: No interrupt 1: Interrupt
0	SIS0	Functional Program Complete Interrupt Status 0: No interrupt 1: Interrupt

IMAX, LED Max Current Configuration Register

Address: 0x0B, R/W, default: 0x00

7	6	5	4	3	2	1	0
-	-	-	-		IMA	Х	

Bit	Symbol	Description
7:4	-	Reserved, should be kept as 0000.
3:0	IMAX	Max Constant CurrentConfiguration for pin LED1~LED60000:3mA1000:2mA0001:6mA1001:4mA0010:9mA1010:6mA0011:15mA1011:10mA0100:30mA1100:20mA0101:45mA1101:30mA0110:60mA1110:40mA0111:75mA1111:50mA

AUDCTR, Audio Path Control Register

Address: 0x0C, R/W, default:0x00

7	6	5	4	3	2	1	0
-	-	-	-	PRCHG	PGABP	AGCE	AUDE

Bit	Symbol	Description
7:4	-	Reserved
3	PRCHG	ADC Pre-charge Enable 0: Disable (default) 1: Enable

2	PGABP	PGA Bypass Control, only used in test. 0: ADC source from PGA (default) 1: ADC source from pin AUD directly
1	AGCE	AGC enable 0: Disable (default) 1: Enable
0	AUDE	Audio Synchronization Function Enable 0: Disable, reset all audio process relative module 1: Enable

PIGR, PGA Initial Gain Configuration Register

Address: 0x0D, R/W, default: 0x00

7 10101 0 001 0/10							
7	6	5	4	3	2	1	0
-	-			IGA			

Bit	Symbol	Description
7:6 5:0	IGAIN	non-defined PGA Initial Gain Setting. PGA Gain = IGAIN -12dB 000000: -12 dB 000001: -11 dB
		001100: 0 dB 001101: +1 dB
		 111111: +51dB

PRGR, PGA Real Gain Register

Address: 0x0E, RO, default: 0x00									
7	6	5	4	3	2	1	0		
-	-			RGA	AIN				

Bit	Symbol	Description
7:6 5:0	RGAIN	non-defined PGA Real Gain. Real gain of PGA is adjusted by internal MCU according to audio signal from pin AUD.

UVCR, UVLO Detection Configuration Register

Address: 0x0F, R/W, default: 0x0F

7	6	5	4	3	2	1	0
-	-			DEG	ТІМ		
Bit	Symbol	Description					
5:0	DEGTIM		ltage Lock (U` me = DEGT	VLO) Detectio IM *16µs	n De-bounce T	Fime Setting.	




UVTHR, UVLO Detection Threshold Register

Address: 0x10, R/W, default: 0x03 7 6 5 4 3 2 -		
	1	0
	UVTH	
Bit Symbol Description 2:0 UVTH UVLO Detection Voltage Threshold. 000: 1.9v 001: 2.0v 010: 2.1v 011: 2.2v (default) 100: 2.3v 101: 2.4v 110: 2.5v 111: 2.6v	UVTH	


TAPE AND REEL INFORMATION

CARRIER TAPE (QFN4X4-24L)






Pin 1 direction





User Direction of Feed

REEL (QFN4X4-24L)




NOTE:

- 1、 ALL DIMS IN mm;
- 2、 General Tolerance ±0.25mm.

A State Content of C


PACKAGE DESCRIPTION

QFN4x4-24L (P0.50 T0.75) Package Outline Dimensions




Copyright © 2017 SHANGHAI AWINIC TECHNOLOGY CO., LTD

LAND PATTERN DATA



awinic technology co.,Itd

REFLOW



Reflow Note	Spec
Average ramp-up rate (217°C to peak)	Max. 3°C /sec
Time of Preheat temp. (from 150°C to 200°C)	60-120sec
Time to be maintained above 217°C	60-150sec
Peak Temperature	>260°C
Time within 5°C of actual peak temp	20-40sec
Ramp-down rate	Max. 6°C /sec
Time from 25°C to peak temp	Max. 8min

NOTE 1: All data are compared with the package-top temperature, measured on the package surface; NOTE 2: AW22118 adopted the Pb-Free assembly.

REVISION HISTORY

Vision	Date	Change Record	
V0.9	Jul. 2017	Preliminary Version	
V1.0	Nov. 2017	Datasheet V1.0 Released	
V1.1	Jan. 2018	Added the Land Pattern Data	page29
V1.2	Feb. 2018	Modify the value of resistor on pin INTN and SYNC	page1, 4
V1.3	July. 2018	Added the UVLO hysteresis & accuracy Added the Max Voltage of Vdrop1 & Vdrop2 Added the Accuracy of Led Current levels	page6, 7
V1.4	July. 2018	Added the SYNC cascade resistor range	page4
V1.5	Sept.2018	Correction Storage temperature T _{STG} range Modify the Latch-up test condition Correction Reg0x02 bit3 & bit2 definition	page5 page5 page19
V1.6	Mar.2019	Added the Firmware Program description	page15

DISCLAIMER

All the trademarks mentioned in the document are the property of their owners.

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)