

3A Ultra-small Load Switch with Slew Rate Control

Features

- Integrated P-channel MOSFET load switch
- Input voltage: 1.2V to 5.5V
- 3A maximum continuous switch current
- Switch on-resistance(typ.): Rdson=24mΩ at VIN=5.5V Rdson=29mΩ at VIN=3.3V Rdson=73mΩ at VIN=1.2V
- Controlled slew rate to limit inrush currents
- Ultra low shutdown current
- Internal EN pull-down resistor
- WLCSP 1.355mm×0.855mm×0.55mm-6B

Applications

Smart Wear Vehicle Module High-Definition Television(HDTV)

Typical Application Circuit

General Description

The AW35132 is a load switch with output slew rate control. The device integrates a $29m\Omega$ (typ.) P-channel MOSFET, which can operate over a wide input range of 1.2V to 5.5V.

The AW35132 features output slew rate control, limiting inrush currents during turn-on to protect downstream devices.




Figure 1 Typical Application circuit of AW35132



Pin Configuration And Top Mark




Figure 2 Pin Configuration and Top Mark

Pin Definition

Pin	Name	Description			
A1	OUT	Switch output			
B1	001	Switch output			
C1	GND	Device ground			
A2	IN	Switch input and newer supply			
B2	IIN	Switch input and power supply			
C2	EN	Switch control input, active high			

Functional Block Diagram




Figure 3 Functional Block Diagram

Typical Application Circuits




Figure 4 Typical Application circuit of AW35132

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmenta I Information	Delivery Form
AW35132CSR	-40°C∼85°C	WLCSP 1.355mm×0.85 5mm×0.55mm -6B	DHG	MSL1	ROHS+HF	4500 units/ Tape and Reel



Absolute Maximum Ratings(NOTE1)

PARAMETE	RANGE						
Supply Voltage R	-0.3V to 6V						
Enable Voltage Range	Enable Voltage Range EN						
Output Voltage Range	OUT	-0.3V to 6V					
Maximum Continuous Switch C	Current for VIN ≥ 1.5V	3A					
Maximum Continuous Switch Curren	t for 1.2 \leq VIN < 1.5V ^(NOTE 2)	2.5A					
Maximum Peak Switch Current	for VIN $\geq 2.5V^{(NOTE 3)}$	4A					
Junction-to-ambient Thermal	Junction-to-ambient Thermal Resistance θ _{JA} ^(NOTE 4)						
Operating Free-air Tem	-40°C to 85°C						
Maximum Junction Ten	150°C						
Storage Tempera	-65°C to 150°C						
Lead Temperature (Solde	260°C						
	ESD						
HBM (Human Body M	±2kV						
CDM(Charged Device	±1.5kV						
Latch-Up (NC	+IT: 200mA						
Lateri-op	-IT: -200mA						

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The power mos enters saturation region, load capacity is reduced.

NOTE3: Limited by thermal design, and tested in 10ms width pulse current.

NOTE4: Thermal resistance from junction to ambient is highly dependent on PCB layout.

NOTE5: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test

method: ESDA/JEDEC JS-001-2017.

NOTE6: All pins. Test Condition: ESDA/JEDEC JS-002-2018.

NOTE7: Test Condition: JESD78E.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IN}	Input Voltage			5.5	V
V _{EN}	V _{EN} EN Voltage			5.5	٧
V _{OUT}	V _{оит} Output Voltage			V _{IN}	V
Cin	Input capacitance	0.1	1		μF
Соит	C _{OUT} Output load capacitance		1		μF



Electrical Characteristics

 $T_{\Delta} = 25^{\circ}$ C unless otherwise noted. Typical values are quaranteed for $V_{IN} = 3.3V$. Cin. = 1µF. Jin. $\stackrel{<}{_{\sim}}$ 3A.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
INPUT CURRENTS							
		V _{IN} =3.3V, V _{EN} =3.3V,I _{OUT} =0A, T _A =25°C		4	70	nA	
	Input quiescent	V _{IN} =3.3V, V _{EN} =3.3V,I _{OUT} =0A, T _A =85°C		8		nA	
ΙQ	current	V _{IN} =5.5V, V _{EN} =5.5V,I _{OUT} =0A, T _A =25°C		6	90	nA	
		V _{IN} =5.5V, V _{EN} =5.5V,I _{OUT} =0A, T _A =85°C	\	45		nA	
		V _{IN} =1.2V, V _{EN} =0V, T _A =25°C		7	35	nA	
		V _{IN} =1.8V, V _{EN} =0V, T _A =25°C		8	40	nA	
	Shutdown	V _{IN} =3.3V, V _{EN} =0V, T _A =25°C		12	90	nA	
I _{SD}	current from IN	V _{IN} =3.3V, V _{EN} =0V, T _A =85°C		1000		nA	
	to GND	V _{IN} =4.5V, V _{EN} =0V, T _A =25°C		20	130	nA	
		V _{IN} =5.5V, V _{EN} =0V, T _A =25°C		45	200	nA	
		V _{IN} =5.5V, V _{EN} =0V, T _A =85°C		1650		nA	
I _{LEAKEN}	EN pin leakage current	V _{IN} =0V, V _{EN} =5.5V		355	800	nA	
R _{EN}	EN pin pull down resistor	V _{EN} =5.0V		15.5		МΩ	
POWER	R SWITCH						
	Internal switch MOSFET on- state resistance	V _{IN} =5.5V, V _{EN} =high, l _{OUT} =200mA, T _A =25°C		24	30		
R _{dson}		V _{IN} =3.3V, V _{EN} =high, I _{OUT} =200mA, T _A =25°C		29	40	mΩ	
Ndson		V _{IN} =1.8 <mark>V, V_{EN}=high, I_{OUT}=200mA, T_A=25°C</mark>		44	60	11122	
		V _{IN} =1.2V, V _{EN} =high, I _{OUT} =200mA, T _A =25°C		73	90		
t _R	Output rise time	V _{IN} =3.3V, C _{OUT} =1μF, R _{OUT} =5Ω		320		μs	
tF	Output fall time	V _{IN} =3.3V, C _{OUT} =1μF, R _{OUT} =5Ω		10		μs	
ton	Switch turn on time	V _{IN} =3.3V, C _{OUT} =1μF, R _{OUT} =5Ω		360		μs	
toff	Switch turn off time	V_{IN} =3.3 V , C_{OUT} =1 μ F, R_{OUT} =5 Ω		5		μs	
t _{EN}	Enable time	V_{IN} =3.3 V , C_{OUT} =1 μ F, R_{OUT} =5 Ω		210		μs	
V _{IH}	EN input high threshold level		1.2			V	
V _{IL}	EN input low threshold level				0.4	V	



Timing Diagram






Figure 5 AW35132 Timing Diagram



Typical Characteristics

Ambient temperature is 25°C, C_{IN} = C_{OUT} =1 μ F, unless otherwise noted.







Detailed Functional Description

The AW35132 integrates a high side P channel MOSFET load switch, and provides a low on-resistance for a low voltage drop across the device. A controlled slew rate is used in applications to limit the inrush current. The part can be turned on, with a supply voltage from 1.2V to 5.5V.

Turn On/Off Control

Enable pin is an active high. The device is opened when EN pin is tied low (disable) or pulled down by internal $15.5M\Omega$ resistor, forcing PMOS switch off. The IN/OUT path is activated with a minimum of Vin of 1.2V and EN forced to high level.

Table 1. Functional Table

EN	IN to OUT	OUT to GND		
Low	OFF	OFF		
High	ON	OFF		

Slew Rate Control

When the switch is enabled, the device regulates the gate voltage of MOSFET, and controls the V_{OUT} slew rate during t_R to avoid a large input inrush current. The feature reduces the interference to the power supply.



PCB Layout Consideration

AW35132 is a low ON-Resistance load switch, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

- 1. All the peripherals should be placed as close to the device as possible. Place the input capacitor C_{IN} on the top layer (same layer as the AW35132) and close to IN pin, and place the output capacitor C_{OUT} on the top layer (same layer as the AW35132) and close to OUT pin.
- 2. The AW35132 integrate an up to 3A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R\theta_{JA}$ of the package can be decreased, allowing higher power dissipation. Red bold paths on Figure 18 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
- 3. Use rounded corners on the power trace from the power supply connector to AW35132 to decrease EMI coupling.






Figure 18 PCB layout example


Tape And Reel Information





- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter
- D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




DIMENSIONS AND PIN1 ORIENTATION

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
179.00	9.00	0.95	1.45	0.65	2.00	4.00	4.00	8.00	Q1


All dimensions are nominal




Package Description



Top View







Bottom View

Unit: mm




Land Pattern Data





NON-SOLDER MASK DEFINED



SOLDER MASK DEFINED

Unit: mm



Revision History

Version	Date	Change Record
V1.0	October 2020	Datasheet V1.0 Released





Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)