DPDT USB Switch With Over Voltage Protection

Features

USB 2.0 Hi-speed DPDT switch

• Typical -3dB bandwidth: 1.0 GHz

Over voltage protection: 4.8V typical

20V DC protection on D+ and D- Ports

• +25V surge protection on D+ and D-

Supply voltage range: 2.7V to 5.5V

5Ω switch on-resistance typical

C_{ON}: 6pF typical

Icc: 35μA typical

 WLCSP 1.57mmX1.17mmX0.574mm-12B package

Applications

- Smartphones
- Tablets

General Description


The AW35743 is a Hi-Speed USB 2.0(480Mbps) DPDT (Double Pole Double Throw) switch with integrated protection for USB D+ and D-, it can be configured as a dual 1:2 or 2:1 switch.

The AW35743 protection on the D+/D- pins can tolerate up to 20V DC, when D+ or D- voltage is greater than the OVP(Over-Voltage Protection) threshold, the switch will be automatically shutoff to protect downstream devices.

The device operates over 2.7V to 5.5V supply range with independent control bits for each switch pair and an on/off enable pin for shutdown mode. Additional features include low switch on resistance and capacitance along with a fault flag to alert the system processor to overvoltage fault events.

The AW35743 is available in a WLCSP 1.57mmX1.17mmX0.574mm-12B package.


Typical Application Circuit




Typical Application Circuit of AW35743

All the trademarks mentioned in the document are the property of their owners.

Pin Configuration And Top Mark





WWF - AW35743CSR YYY - Production Tracing Code

Pin Configuration And Top Mark


Pin Definition

PIN	NAME	DESCRIPTION			
A1	SEL1	Switch select1, active high			
A2	D+	Common high speed data port, differential +			
A3	D-	Common high speed data port, differential -			
A4	FLTB	Fault indicator output, active low, open drain			
B1	VCC	Sup <mark>p</mark> ly voltage			
B2	SEL2	Switch select2, active high			
B3	GND	Ground			
B4	OEB	Output enable, active low			
C1	D2+	Multiplexed high speed data port2, differential +			
C2	D2-	Multiplexed high speed data port2, differential -			
C3	D1+	Multiplexed high speed data port1, differential +			
C4	D1-	Multiplexed high speed data port1, differential -			

Pin Functions


OEB	SEL1	SEL2	D- CONNECTION	D+ CONNECTION
Н	Х	Х	High-Z	High-Z
L	L	L	D- to D1-	D+ to D1+
L	L	Н	D- to D1-	D+ to D2+
L	Н	L	D- to D2-	D+ to D1+
L	Н	Н	D- to D2-	D+ to D2+

Functional Block Diagram



Functional Block Diagram

Typical Application Circuits



Typical Application Circuit of AW35743

Notice for Typical Application Circuits:

- 1. The AW35743 has internal 7-M Ω pull down resistors on SEL1, SEL2, and OEB, so no external resistors are required on the logic pins.
- 2. Internal pull-down resistor on SEL1 and SEL2 pins ensures the D1+ and D1- channels are selected by default.
- 3. If FLTB is not used, it can be left floating.

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW35743CSR	-40°C∼85°C	WLCSP 1.57mmX1.17mm X0.574mm-12B	WWF	MSL1	ROHS+HF	3000 units/ Tape and Reel

Absolute Maximum Ratings(NOTE1)

PARAMETER	PARAMETERS					
Supply voltage rang	je VCC	-0.3V to 6V				
Input/Output DC voltag	ge(D+, D-)	-0.3V to 20V				
Input/Output DC voltage(D1+	·, D1-, D2+, D2-)	-0.3V to 6V				
Input voltage range	SEL1, SEL2, OEB	-0.3V to 6V				
Output voltage range	FLTB	-0.3V to 6V				
Junction-to-ambient therma	Junction-to-ambient thermal resistance θ _{JA}					
Maximum operating junction to	Maximum operating junction temperature T _{JMAX}					
Operating free-air tempe	Operating free-air temperature range					
Storage temperature	Storage temperature T _{STG}					
Lead temperature (solderin	Lead temperature (soldering 10 seconds)					
	ESD					
Human Body Model (All pins, per E	±2kV					
Charged Device Model (All pins, per	±1kV					
	Latch-Up					
Test condition: JES	Test condition: JESD78E					

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.



Electrical Characteristics

 $T_A = -40$ °C to 85°C unless otherwise noted. Typical values are guaranteed for $V_{CC} = 3.3$ V $T_A = 25$ °C.


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.7	3.3	5.5	V
lcc	Active supply current	OEB=0V SEL1, SEL2=0V 0V< V _{D±} <3.6V		35	50	μΑ
Icc_pd	Standby supply current	OEB= Vcc SEL1, SEL2=0V		0.5		μA
DC Charac	teristics					
Ron	On-state resistance	V _{I/O} =0.4V, I _{SINK} =8mA		5		Ω
ΔRon	On-state resistance match between channels	V _{I/O} =0.4V, I _{SINK} =8mA		0.1		Ω
Ron(FLAT)	ON-state resistance flatness	V _{I/O} =0V to 0.4V, I _{SINK} =8mA		0.1		Ω
loff	I/O pin OFF leakage current on D+/D-	$V_{D\pm} = 0 \text{ V or } 3.6 \text{ V}$ $V_{D1\pm} \text{ or } V_{D2\pm} = 3.6 \text{ V or } 0 \text{ V}$			10	μΑ
Ion	ON leakage current on D+/D-	$V_{D\pm} = 0 \text{ V or } 3.6 \text{ V}$ $V_{D1\pm} \text{ and } V_{D2\pm} = \text{high-Z}$	V	2	10	μA
Digital Cha	racteristics	X				
ViH	Input logic high	SEL1, SEL2, OEB	1.4		Vcc	V
V _{IL}	Input logic low	SEL1, SEL2, OEB			0.4	V
Vol	Output logic low	FLTB loL= 1 mA			0.5	V
R _{PD}	Internal pull-down resistor on digital input pins			7		ΜΩ
Protection						
V _{OVP_TH}	OVP threshold	D+/D- rising	4.4	4.8	5.4	V
Vovp_Hyst	OVP threshold hysteresis			60		mV
VCLAMP_V	Clamping voltage on D _{1±} and D _{2±} pins during surge	8/20 µs surge test, OEB=0V, R _L = open			9	V
t CLAMP	Clamp time during OVP	8/20 μs surge test, OEB=0V, R _L = open		2	5	μs


Electrical Characteristics (Continued)

 $T_A = -40$ °C to 85°C unless otherwise noted. Typical values are guaranteed for $V_{CC} = 3.3$ V $T_A = 25$ °C.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT				
Dynamic C	Dynamic Characteristics									
Con	IO pins ON capacitance	V _{D±} = 0 or 3.3 V, f = 240 MHz, switch ON		6		pF				
Oiso	Differential off isolation	$R_L = 50 \Omega C_L = 5 pF$ f = 100 kHz, switch OFF		-60		dB				
Olso	Differential of isolation	$R_L = 50 \Omega C_L = 5 pF$ f = 240MHz, switch OFF		-20		dB				
X _{TALK}	Channel to channel crosstalk	$R_L = 50 \Omega C_L = 5 pF$ f = 100 kHz, switch ON		-60		dB				
BW	-3dB bandwidth	$R_L = 50 \Omega$, switch ON		1.0		GHz				
tswitch	Switching time between channels (SEL1, SEL2 to output)	$V_{D\pm} = 0.8 \text{ V}$ $R_{L} = 50 \Omega$		1.5	5	μs				
t _{on}	Device turn on time (OEB to output)	$C_L = 5 \text{ pF},$ $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		15		μs				
t _{off}	Device turn off time (OEB to output)	VCC = 2.7 V to 5.5 V		1.5		μs				
t _{pd}	Propagation delay	$V_{D\pm} = 0.4 \text{ V}$ $R_L = 50 \Omega, C_L = 5 \text{ pF},$ $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		200		ps				

Typical Characteristics





Detailed Functional Description

The AW35743 is a Hi-Speed USB 2.0 DPDT switch with integrated protection for USB D+ and D-, it can be configured as a dual 1:2 or 2:1 switch. The AW35743 will protect D+ and D- pins when stressed with voltages up to 20V. The device can pass signals with bandwidth 1GHz to maintain signal integrity and eye compliance.

Over-Voltage Protection

AW35743 is designed to protect the system from damage. Over-voltage event happens when voltage on D+/D- exceeds 4.8V(typ.), and device will activate OVP to disconnect the switches, the FLTB will also be pulled low to indicate there is OV event to the system.

High Impedance Mode

When OEB is logic high, the AW35743 is in high impedance mode, all the signal paths are in Hi-Z state.

OEB	SEL1	SEL2	D- Connection	D+ Connection
Н	Х	X High-Z		High-Z
L	L	L	D- to D1-	D+ to D1+
L	L	Н	D- to D1-	D+ to D2+
L	Н	L	D- to D2-	D+ to D1+
L	Н	Н	D- to D2-	D+ to D2+

PCB Layout Consideration

To obtain the optimal performance of AW35743, PCB layout should be considered carefully. Here are some guidelines:


- 1. Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass capacitors near the D+/D- traces.
- 2. The differential characteristic impedance of D+ and D- traces is suggested to be 90Ω , and it's better to shield D+ and D- traces by ground planes.
- 3. Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes.
- 4. Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
- 5. Avoid stubs on the high-speed USB signals because they cause signal reflections.
- 6. Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

May 2020 V1.3

Tape And Reel Information


REEL DIMENSIONS D1 D0

TAPE DIMENSIONS



- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter
- D0: Reel Width


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal


D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
179.00	9.00	1.29	1.69	0.73	2.00	4.00	4.00	8.00	Q2

Package Description





Top View






Land Pattern Data





Non-solder Mask Defined



Unit: mm



Revision History

Version	Date	Change Record
V1.0	V1.0 Feb 2019 Datasheet V1.0 released	
V1.1	Sept 2019	Updated Description of feature(P1)
V1.2	Mar 2020	Updated Description of typical values from(P1,P4)
V1.3	May 2020	Updated DC Voltage of D+ and D-(P1,P5,P9)

AW35743

May 2020 V1.3

Disclaimer

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)