# 6-Channel Capacitive Touch Controller with 9-LED Driver

#### **FEATURES**

- 6-channel capacitive input with sensitivity configurable
  - RF noise suppression
  - Intrinsic capacitance cancelling
  - Adaptive environmental variation compensation
  - Auto calibration
- User-configurable gesture detection (slide and click)
- 9 LED driver controlled by SRAM program
  - 256word x16bit program SRAM
  - Individual 8-step DC current, max 24.5mA
  - Individual 256 step PWM dimming, 9 bit PWM resolution
- Touch and gesture triggers LED lighting program
- I<sup>2</sup>C compatible Interface: 1.8V ~ 2.8V, device address 0x2C/0x2D selectable
- Interrupt output pin
- Single power supply: 3.0V~4.5V
- TSSOP7.8mm×6.4mm\_24L Package

#### GENERAL DESCRIPTION

AW9069 integrates 6-channel capacitive input detection and a smart SRAM-controlled 9-LED driver. By SRAM programming and register configuration, the touch and/or gesture could trigger pre-defined program to generate funny and complicated LED lighting effect as feedback without the aid of external MCU, so as to greatly enhance the interactive experience and reduce power consumption.

High performance sigma-delta capacitance digital conversion technology is adapted to detect input capacitance, and further touch and gesture decision is implemented by internal DSP.


9 LEDs are driven by independent constant current sinks with PWM duty adjustment. Each LED is selectable to be controlled by I<sup>2</sup>C interface directly or internal program in SRAM.

The device provides 400kHz fast I<sup>2</sup>C compatible interface with device address set by AD pin. The operating voltage range is 3.0V~4.5V.

## **APPLICATIONS**

White goods appliances, Intelligent devices

## TYPICAL APPLICATION CIRCUIT



## PIN CONFIGURATION AND TOP MARK




Figure 1 AW9069 Pin Configuration and Top Mark

## **PIN DEFINITION**

No.	NAME	DESCRIPTION				
1	SDA	Serial data I/O for I <sup>2</sup> C interface				
2	SCL	Serial clock input for I <sup>2</sup> C interface				
3	INTN	Interrupt output (Open-drain), low Active. (Typically tie 4.7k $\Omega$ resistor to $V_{IO}$ ).				
4	I <sup>2</sup> C device address selection. Internally pulled down to GND.					
5	PDN	Power down pin, low active(internal 1Mohm pull-down resistor)				
6	VBAT	Power supply (3.0V to 4.5V)				
7	GND	Ground				
8	REXT	External resistor for adjusting sensitivity (typical is 10kΩ)				
9	CINT	External reference capacitor(typical is 4.7nF)				
10	S1	Capacitive touch input S1, floating if un-used				
11	S2	Capacitive touch input S2, floating if un-used				
12	S3	Capacitive touch input S3, floating if un-used				
13	S4	Capacitive touch input S4, floating if un-used				
14	<b>S</b> 5	Capacitive touch input S5, floating if un-used				
15	S6	Capacitive touch input S6, floating if un-used				
16	LED9	LED9 cathode driver, anode connected to VBAT				



17	LED8	LED8 cathode driver, anode connected to VBAT	
18	LED7	LED7 cathode driver, anode connected to VBAT	
19	LED6	LED6 cathode driver, anode connected to VBAT	
20	LED5	LED5 cathode driver, anode connected to VBAT	
21	LED4	LED4 cathode driver, anode connected to VBAT	
22	LED3	LED3 cathode driver, anode connected to VBAT	
23	LED2	LED2 cathode driver, anode connected to VBAT	
24	LED1	LED1 cathode driver, anode connected to VBAT	
Thermal Pad	GND	Ground	

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 2 Functional Block Diagram

## TYPICAL APPLICATION CIRCUITS




Figure 3 AW9069 Typical Application Circuit


**NOTE1.** Pin S1 - S6 must be connected to a  $500\Omega \sim 600\Omega$  resistor.

NOTE2.  $C_{INT}$  and  $R_{EXT}$  should be placed as close as possible to the chip.



## **ORDERING INFORMATION**

Part Number	Temperature	Package	Marking	Marking MSL Level		<b>Delivery Form</b>	
AW9069TSR	-40°C~85°C	TSSOP 7.8mmX6.4mm -24L	AWINIC W4MSAO	MSL3	ROHS+HF	3000 units/ Tape and Reel	



# **ABSOLUTE MAXIMUM RATINGS**(NOTE 3)

PARAMETERS							
Supply voltage range V <sub>BAT</sub>							
SCL, SDA, AD	-0.3V to 3.6V						
PDN, LED1~9	-0.3V to 4.5V						
SDA, INTN	-0.3V to 3.6V						
Junction-to-ambient thermal resistance θ <sub>JA</sub>							
Operating free-air temperature range							
Maximum Junction temperature T <sub>JMAX</sub>							
e T <sub>STG</sub>	-65°C to 150°C						
ng 10 Seconds)	260°C						
ESD <sup>(NOTE 4)</sup>							
	±4000V						
	±2000kV						
Latch-up							
Test Condition: JEDEC STANDARD NO.78E SEPTEMBER 2016							
J. TOE SEFTEINDER 2010	-IT: -450mA						
	SCL, SDA, AD PDN, LED1~9 SDA, INTN I resistance θ <sub>JA</sub> rature range erature T <sub>JMAX</sub> e T <sub>STG</sub> ng 10 Seconds) ESD <sup>(NOTE 4)</sup>						

NOTE3: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE4: The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: MIL-STD-883J Method 3015.9



## **ELECTRICAL CHARACTERISTICS**

V<sub>BAT</sub>=3.8V, T<sub>A</sub>=25°C for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{BAT}$	Power supply		3.0	3.8	4.5	V
I <sub>SHUTDOWN</sub>	Current in Shutdown mode	PDN=GND		8	15	μА
I <sub>STANDBY</sub>	Current in Standby mode	PDN=V <sub>IO</sub>		130	160	μА
	Current in LED Active mode	PDN=V <sub>IO</sub> , GCR=0x01		0.55	0.8	mA
I <sub>ACTIVE</sub>	Current in Touch Active mode	PDN=V <sub>IO</sub> , GCR=0x02		0.85	1.0	mA
ACTIVE	Current in Touch & LED Active mode	PDN=V <sub>IO</sub> , GCR=0x03		1.0	1.5	mA
Fosc	Internal oscillator Frequency		15.2	16	16.8	MHz
Digital Lo	gical Interface					
V <sub>IL</sub>	Logic input high level	SDA,SCL,AD,PDN	-0.3		0.45	V
V <sub>IH</sub>	Logic input low level	SDA,SCL,AD,PDN	0.9			V
I <sub>IL</sub>	Low level input current	SDA,SCL,AD,PDN		5		nA
I <sub>IH</sub>	High level input current	SDA,SCL,AD,PDN		5		nA
$V_{OL}$	Logic output low level	SDA, INTN I <sub>OUT</sub> =3mA			0.4	V
I <sub>OL</sub>	Maximum output current	SDA, INTN			10	mA
IL	Output leakage current	SDA,INTN Open drain			1	μА
Capacitive	Sensor					
CX <sub>range</sub>	Range <sup>(NOTE5)</sup>	S1 to S6	0		80	pF
CX <sub>resolution</sub>	Resolution <sup>(NOTE5)</sup>	S1 to S6	0.02			pF
F <sub>SCAN</sub>	Scan frequency			30		Hz
T <sub>DET</sub>	Response time			100		ms
LED Drive						
I <sub>MAX</sub>	Max LED current of LED1~9	I <sub>LED</sub> =24.5mA	18.5	24.5	30.5	mA
I <sub>MATCH</sub>	Matching accuracy	I <sub>LED</sub> =24.5mA			10	%
V <sub>DROPOUT</sub>	Drop-out voltage	I <sub>LED</sub> =24.5mA			300	mV
F	PWM frequency	LCR.FREQ=1	110	122	135	Hz
F <sub>PWM</sub>	1 vvivi ii equelicy	LCR.FREQ=0	220	244	270	Hz

NOTE5: the value is tested in default configuration.

# I<sup>2</sup>C INTERFACE TIMING

	Parameter Name		MIN	TYP	MAX	UNIT
F <sub>SCL</sub>	Interface Clock frequency			400	kHz	
T <sub>DEGLITCH</sub>	Do alitab tion a	SCL		200		ns
	Deglitch time	SDA		250		ns
T <sub>HD:STA</sub>	(Repeat-start) Start condition he	old time	0.6			μs
T <sub>LOW</sub>	Low level width of SCL	1.3			μs	
T <sub>HIGH</sub>	High level width of SCL		0.6			μs
T <sub>SU:STA</sub>	(Repeat-start) Start condition se	etup time	0.6	•		μs
T <sub>HD:DAT</sub>	Data hold time		0			μs
T <sub>SU:DAT</sub>	Data setup time		0.1			μs
T <sub>R</sub>	Rising time of SDA and SCL	). (C		0.3	μs	
T <sub>F</sub>	Falling time of SDA and SCL			0.3	μs	
T <sub>SU:STO</sub>	Stop condition setup time	0.6			μs	
T <sub>BUF</sub>	Time between start and stop co	ondition	1.3			μs




Figure 4 I<sup>2</sup>C Timing

#### **FUNCTIONAL DESCRIPTION**

#### **WORK MODE**




Figure 5 AW9069 Work Mode

After VBAT powered on, if pin PDN is low, the AW9069 is in shut-down mode, the current consumption is typically less than  $10\mu A$ . When PDN pin becomes high, the internal LDO is activated, and a power-on reset (POR) signal is generated to reset all internal registers, the device enters standby mode in low power consumption state, when all circuit functions are disabled. In standby mode, I<sup>2</sup>C interface is active, all internal configuration register can be written. If control bit GCR.SENE or/and GCR.LEDE is set to "1", the device enters the active mode.

#### RESET

#### Hardware Reset

When pin PDN changes from low to high, the power-up reset (POR) signal is generated, all internal registers are reset.

#### Software Reset

Writing 0x55AA to register RSTR via I<sup>2</sup>C interface will activate a software reset to reset all internal registers.

#### I<sup>2</sup>C INTERFACE

AW9069 supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode at 400kHz. It operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of  $1k\sim10k\Omega$  and the typical value is  $4.7k\Omega$ . I<sup>2</sup>C interface voltage range is  $1.8V\sim3.3V$ .

#### **Device Address**

The I $^2$ C device address (7-bit, followed by the R/W bit(Read=1/Write=0)) of AW9069 depends on the status of pin AD. When pin AD is tied low or floating, the device address is 0x2C; when pin AD is tied high, the device address is 0x2D.




Figure 6 Device Address Configuration

#### Data Validation

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 7 Data Validation Diagram

#### ACK(Acknowledgement)

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends 8bits data, SDA must be releases; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, AW9069 sends 8bit data, releases the SDA and waits for ACK from master. If ACK is sent and I<sup>2</sup>C stop is not sent by master, AW9069 sends the next data. If ACK is not sent by master, AW9069 stops to send data and waits for I<sup>2</sup>C stop.




Figure 8 I<sup>2</sup>C ACK Timing

## PC Start/Stop

I<sup>2</sup>C start: SDA changes form high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes form low level to high level when SCL is high level.




Figure 9 I<sup>2</sup>C Start/Stop Condition Timing

#### Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- a) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit  $(R/\overline{W} = 0)$ .
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data high 8Bit to be written to the addressed register
- g) Slave sends acknowledge signal
- h) Master sends data low 8Bit to be written to the addressed register
- I) Slave sends acknowledge signal
- j) Master generates STOP condition to indicate write cycle end




Figure 10 AW9069 I<sup>2</sup>C Write Timing

#### Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit  $(R/\overline{W} = 0)$ .
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit  $(R/\overline{W} = 1)$ .
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends data high 8Bit from addressed register.
- j) Master sends acknowledge signal
- k) Slave sends data low 8Bit from addressed register.
- I) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register. If master sends no acknowledge signal, the slave device stop to send data and wait for STOP condition.
- If the master device generates STOP condition, the read cycle is ended.




Figure 11 AW9069 I<sup>2</sup>C Read Timing

#### **OSCILLATOR**

An internal oscillator provides clock for both capacitive touch detecting and LED controlling circuit. If bit SENE or LENE in register GCR is set, the OSC starts to work, the start-up time is about 5 us. When both the register bit SENE and LEDE are "0", the internal OSC stops.

#### CAPACITIVE TOUCH DETECTION

With high performance sigma-delta capacitive digital conversion technology, the capacitance on pin Sx is measured, the finger touch decision is made according to the increment of Sx capacitance. Before finger touched, the key capacitance is only formed by the sensing electrode and surrounding ground, which is called intrinsic capacitance usually. When finger touched, an additional parallel plate capacitor (electrode-media-finger) is formed, resulting in the capacitance value increment on pin Sx. In general,

because of the variation of different electrode size and dielectric characteristic of media materials, the capacitance increment caused by finger touch varies in a range of about 0.5pF~5pF.

In AW9069, the resolution of CDC data is 12-bit. the sampling period can be set by control register. The capacitive sample are send to DSP for further processing, including digital filtering, base-line compensation, touch and gesture judge, and so on.

The capacitive sensitivity can be adjusted by externally connected resistance  $R_{EXT}$  between pin REXT and GND. The bigger the  $R_{EXT}$  value, the higher the sensitivity. By default,  $R_{EXT}$  is recommended to be  $10k\Omega$ .




Figure 12 Functional Block of Capacitive Touch Detection

When control bit SENE in register GCR is 0, all capacitive touch detection circuit is reset. When control bit SENE is set, the SLPR register control the enable/disable touch detection. If control bits SLPx (x=1,2,..,6) in register SLPR is 0, touch detection on pin Sx is activated. If control bits SLPx is set to 1, touch pin Sx is disabled to save power consumption.

#### **Touch Status**

In AW9069, the raw touch detection result of pin S1~S6 can be read via register RAWST (address 0x31).

#### Adjacent key suppression

Usually when a touch key is designed small and very close to the adjacent key, it is very possible that one finger touch trigger not only the intend key, but the surrounding keys also. The AW9069 supports the so-called adjacent suppression (AKS) function.

The register AKSCR(address 0x07) defines the AKS group, select which keys are included for AKS recognition. When more than one key in AKS group are triggered at the same time, the AKS algorithm identify the only most likely key in AKS group, and output the detect result with AKS function in register KEYST (address 0x32).

#### Touch Interrupt

Touching status can generate the interrupt output on pin INTN, the interrupt enable control is defined by register KINTER (address 0x03). There are 4 interrupt mode selections defined by control bits KIMD[1:0] in register KINTER to select interrupt triggered by different event.

- KIMD[1:0] =00 interrupt triggered when touch status changed
- KIMD[1:0] =01 interrupt triggered when touch status changed from 1 to 0 (key released)
- KIMD[1:0] =10 interrupt triggered when touch status changed from 0 to 1 (key touched)
- KIMD[1:0] =11 interrupt triggered when touch status is 1 (touch active)

The INTN pin is driven in Open-drain mode, and usually connected to VIO via pull-up resistor.



When interrupt is active, the corresponding bit in interrupt status register KISR (0x30) will be set, and if the corresponding enable bit in register KINTER (address 0x03) is "1", the pin INTN is pulled down to GND to inform interrupt to the external MCU. Once the interrupt status register KISR is read via  $I^2$ C interface, it will be cleared, then the pin INTN will be released and pulled up to  $V_{IO}$  by external resistor.

#### Gesture Detection

Besides for touch detection, AW9069 provides gesture detection function, such as slide and click (single, double and triple click), which is implemented automatically by internal gesture recognition module. Once one gesture is detected, the corresponding bit in gesture interrupt status register GISR (address 0x2E) will be set. The enable bit in gesture interrupt enable register GIER (address 0x2D) defines whether gesture event output to pin INTN.

#### Slip gesture

The slider is consisted of several sense electrodes (keys). When finger touching slips over the slider, touched state will be detected one by one in certain sequence. The gesture detection module identifies the gesture based on the comparing of occurring order of touch detected with the predefined sequence in register GSTRx.




Figure 13 An Example of Slide Gesture

The figure above gives a general touch key application supporting slide gesture. The left-slide and right-slide are defined as slip along keys S4-S3-S2 and along keys S2-S3-S4 respectively. The down-slide and up-slide gesture are defined as touch along keys S1-S3-S5 and along keys S5-S3-S1 respectively.

#### Tap gesture

Tap gesture means that finger click the touchpad quickly. there are 3 types of tap can be recognized by AW9069: single click, double click and triple click, and usually the single click and double click are adapted mostly. The continuously, fast finger clicks on touch sensor will make the touch detection status switching between ON and OFF state quickly. By analyzing the touch status and timing of ON/OFF transition, pre-defined tap gesture can be detected.

#### Gesture configuration

The registers GDCR (address 0x20), GDTR(address 0x21),TDTR(address 0x22) defines the basic configuration of gesture detection, such as the sensor selection for tap gesture, the max OFF time during slide detection, the max ON and OFF time during tap detection, and so on. The bit7 (GSTMD) of register GDCR set the time to report gesture detected. If GSTMD=0, gesture detected status is set when finger has left the touch pad completely. If GSTMD=1, gesture status is set as soon as the predefined sequence of touch event is checked.

The register GSSR1~4 (address 0x23~0x26) configure 4 user-defined slide gestures.

AW9069 Nov. 2017 V1.0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	KCODE1		0	K	CODE	2	0	K	CODE	3	0	K	CODE	4	

KCODE1~4 is the encoding of pin Sx (x=1~6), which is defined as "000" for pin S1, "001" for pin S2, ..., "110" for S6. If KCODEx="000", no touch pin is selected.

The touch sequence of current slide gesture is always defined as: KCODE1 – KCODE2-KCODE3 – KCODE4. In AW9069, any slide gesture needs more than 3 touch input involved. If the slider only contains only 3 inputs, KCODE1~3 must be set, and KCODE4 must be set as "000".

Register TAPR(address 0x27) defines the click gesture.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0			CS	SEL			TIM	1ES

Bits TIMES[1:0] selects different mode of click gesture. If TIMES ="01", single click mode is enabled; if TIMES="10", double click mode is enabled; if TIMES="11", triple click is enabled.

Bits CEL[5:0] select the touch inputs relevant to click gesture, if CSEL[x]=1, pin Sx is selected for click gesture detection. If more than one touch input are set, all input will be looked as one key to detect gesture.

By default, 4 slide and 1 double-click have been defined in relevant registers, which is shown in the table below.

Register Name	Default Value	Input Selection	Gesture Defined		
GSSR1	2340h	S2-S3-S4	Slip to Right Side		
GSSR2	4320h	S4-S3-S2	Slip to Left Side		
GSSR3	1350h	S1-S3-S5	Slip to upper Side		
GSSR4	5310h	S5-S3-S1	Slip to bottom Side		
TAPR1	0012h	S3	Double clock on S3		

#### **Gesture Interrupt**

The result of gesture detection can be read in interrupt status register GISR (address 0x2E). If the an pre-defined gesture is detected, the bit GISx or TISx in register GISR will be set. The register GIER(address 0x2D) is interrupt enable register of gesture detection.

If a gesture is detected and the corresponding interrupt is enable, interrupt will occur to pull down INTN pin. After a reading of register via I<sup>2</sup>C interface, the interrupt would be removed, pin INTN be released and then pulled high, the register GISR be cleared to "0x0000".

#### LED DRIVER

In AW9069, 9 LED is driven by independent constant current sinks to drive LEDs. A dedicated Application-Specific-Processor (ASP)is designed to produce versatile lighting effect for different application.

If the control bit GCR.LEDE is 0, LED driver circuit is in reset state, all 9 LED outputs are disabled. If control bit LEDE in register GCR is set to "1", the LED driver circuit is enabled, the control bits LENx (x=1 to 9) in register LER configure the corresponding LED channel is active or not.




Figure 14 AW9069 LED Dimming Control Module Diagram

#### LED brightness controller

In AW9069, Pulse Width Modulation (PWM) is used to adjust the brightness of LED. The PWM is 8-bit /256-step programmable with 12-bit resolution. And the frequency of PWM could be configured between 125Hz or 250Hz by control bit FREQ in register LCR (address 0x52).

The ASP execute the user-preloaded program in a 256word x 16bit SRAM, and control the PWM level of all LEDs to produce complicated LED lighting effect.

With the setting of register CGRS (address 0x55), each LED controller can be selected to be controlled by SRAM program or by I<sup>2</sup>C directly.

- CTRS[n] = 0, LEDn controller is controlled by the internal SRAM instruction;
- CTRS[n] = 1, LEDn controller is controlled by the external  $I^2$ C instruction.

#### LED Constant current driver

For each LED, the output DC current is set by register IMAX (address 0x57~0x59), there are 8-step of current options, and the max current is 24.5mA. The constant current output of each LED driver is regulated by PWM level from ASP for dimming adjustment.

The register LER (address 0x50) controls individual LED to be work or not. If bit LEx is set to "1", the corresponding LEDx output is enabled. If bit LEx is "0", the pin LEDx output is disabled.

#### ASP

In AW9069, the ASP is consisted of one program controller and 9 PWM controllers.




Figure 15 ASP Structure Diagram

#### **Program Controller**

The program controller is clocked by 32kHz internal clock, each instruction is executed in one clock cycle.

The program controller contains a program SRAM, an algorithmic logic unit (ALU), timer and other internal registers. The 256x16bit internal SRAM is used to store LED lighting effect program loaded through I<sup>2</sup>C interface, the I<sup>2</sup>C interface also can start or stop the program execution.

There are 4 internal registers RA/RB/RC/RD participating ALU operation so as to generate complicated program control, such as repeating and looping. Except for that, there are 8 8-bit temporary data registers(R1~R8) and 5 special function registers. Their internal address and function description is shown in the table below.

Register Address(HEX) Illustration 00 R1 data temporary register, 8bit, I<sup>2</sup>C readable R1 R2 01 R2 data temporary register, 8bit, I<sup>2</sup>C readable R3 data temporary register, 8bit, I<sup>2</sup>C readable R3 02 R4 data temporary register, 8bit, I<sup>2</sup>C readable R4 03 R5 04 R5 data temporary register, 8bit, I<sup>2</sup>C readable R6 05 R6 data temporary register, 8bit, I<sup>2</sup>C readable R7 06 R7 data temporary register, 8bit, I<sup>2</sup>C readable R8 07 R8 data temporary register, 8bit, I<sup>2</sup>C readable **AKST** 80 Touch status with AKS **KST** 09 Raw touch status TISR1 Key interrupt status register, clear after reading 0a TISR2 0b Key interrupt status register, clear after reading 0c reserved GMSK1 0d Global control mask register(M8~M1) GMSK2 0e Global control mask register(M9)

Table 1 ASP Internal Data Registers List

Table 2 Particular registers detail illustration

Register         B7         B6         B5         B4         B3         B2         B1         B0         Illustration	
---	--

KST	-	-	K6	K5	K4	K3	K2	K1	Touch status, Kx=1 means Sx is touched.		
KST_AKS	-	-	AST6	AST5	AST4	AST3	AST2	AST1	AKS touch status, ASTx=1 means that Sx is touched.		
TISR1	-	-	KINT6	KINT5	KINT4	KINT3	KINT2	KINT1	Touch interrupt status. Cleared by ASP reading.		
TISR2	-	-	-	TAP	G4	G3	G2	G1	Gesture interrupt status. Cleared by ASP reading.		
GMSK1	M8	M7	M6	M5	M4	МЗ	M2	M1	Mask control for global control instruction. When Mn=1, LEDn will not be		
GMSK2	-	-	-	-	-	-	-	M9	affected by global control instruction.		

#### **PWM Controller**

The PWM controller is execution unit of LED control instruction. There are 9 PWM controllers receiving the LED effect instruction from SRAM, and generate 8bit PWM code, which will be convert to 12bit duty cycle control code by logarithmic I transformation. If bits LOGLN[1:0] of register LCR is "00", the transformation is natural logarithm(  $log_e$ ). If LOGLN[1:0] is "01", the transformation is logarithm of 10 ( $log_{10}$ ), otherwise the 8b-to-12b transformation of PWM code is linear..




Figure 16 PWM Controller




Figure 17 PWM Dimming Curve

#### **Program Loading and execution**

#### a) Program loading

It is recommended to load SRAM program only when control bits PROGMD[1:0] of register PMD is "00". In this state, the internal program can be read/write through I<sup>2</sup>C interface. When loading program, please write the SRAM loading address in register WADDR(address 0x7E) at first, and then write the 16bit LED effect instruction to register WDATA(address 0x7F). Continuously loading program is supported, after a 16b instruction is written through register WDATA, the value of WADDR will automatically plus by 1.

#### b) Program execution

Register bits PROGMD[1:0] in register PMD controls the loading and execution mode of SRAM program.

When PROGMD[1:0]= "00", program execution is shut down, SRAM program and program pointer(PC) are permitted to be loaded.

When PROGMD[1:0] is written to be "01" from another value, current program will stop, and PC will be reload by register SADDR, and then executes the SRAM program starting from the address of PC

When PROGMD[1:0] ="10", the SRAM program will be executed by the mode defined by register bit RMD.RUNMD[1:0]

Table 3 Program running mode control register

RMD.RUNMD	Function Description
0 0	Hold mode. program stop and PC hold after one instruction is finished.
0 1	Single step mode, only used for debugging. Once writing 01 to bits RUNMD[1:0] in register RMD, only one instruction will be executed with PC+1, and then RUMND is cleared (return to hold mode)
1 0	Continuously running mode, program starts from the address of PC.
1 1	Repeating mode, only used for debugging. Once writing 11 to RUNMD, current instruction will be executed without PC+1, and then RUMND is cleared (return to hold mode)



#### **SRAM** program instructions

There are 27 commands in ASP instruction set, including LED control command, data operation and transfer command, wait and branch control command. The Rx, Ry and Rz in instruction list means the internal register RA, RB, RC and RD, each of them can participate the ALU operation as source or destination register.

Table 4 LED Effect Instruction

Command	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JP	0	0	0	0	0	0	0	0				ADD	R[7:0	)]		
NOP	0	0	0	0	0	0	0	1	-	-	-	-	-		-	-
JPZ Addr	0	0	0	0	0	1	0	0				ADD	R[7:0	]		
JPNZ Addr	0	0	0	0	0	1	0	1				ADD	R[7:0	)]		
JPS Addr	0	0	0	0	0	1	1	0				ADD	R[7:0	)]		
JPNS Addr	0	0	0	0	0	1	1	1				ADD	R[7:0	)]		
LD Rz Im	0	0	0	0	1	0	F	Rz				lm	[7:0]			
CMPI Rz Im	0	0	0	0	1	1	F	Rz				lm	[7:0]			
ANDR Rz Im	0	0	0	1	0	0	F	Rz				lm	[7:0]			
ORR Rz Im	0	0	0	1	0	1	F	Rz				lm	[7:0]			
RDR Rz Addr	0	0	0	1	1	0	F	Rz				ADD	R[7:0	)]		
<b>WDR</b> Rz Addr	0	0	0	1	1	1	ł	Rz				ADD	R[7:0	)]		
ADDI Rz Im	0	0	1	0	0	0	ŀ	Rz				lm	[7:0]			
AUBI Rz Im	0	0	1	0	0	1	F	Rz				lm	[7:0]			
ADDR Rx Ry	0	0	1	0	1	0	F	Rz	-	-	-	-	R	Х	F	₹у
SUBR Rx Ry	0	0	1	0	1	1	F	Rz	-	-	-	-	R	Х	F	₹у
CMPR Rx Ry	0	0	1	1	0	0	0	0	-	-	-	-	R	Х	F	₹у
END Int Rst	0	0	1	1	0	1	0	0	-	-	-	-	ı	ı	Int	Rst
INTN_MASKOFF	0	0	1	1	0	1	1	0	-	-	-	-	ı	ı	-	-
INTN_MASKON	0	0	1	1	0	1	1	1	-	-	-	-	ı	ı	-	-
WAITI Pre Time	0	0	1	1	1	Pre			T[9:0]							
SETPWMR Rx Ry	0	1	0	0	0	0	0	-	- 0 0 0 Rx Ry							
RAMPR Dir Rx Ry	0	1	0	0	0	0	1	Dir	-	0	0	0	R	Х	F	₹у
SETSTEPTMRR Pre Rx Ry	0	1	0	0	0	1	0	-	Pre	0	0	0	R	X	F	₹у
SETSTEPTMRI Pre Ch Im	1	0	0			Ch[	4:0]		Pre	-			lm[	5:0]		·
SETPWMI Ch Im	1	0	1			Ch[	4:0]					lm	[7:0]			
RAMPI Dir Ch Im	1	1	Dir			Ch[	4:0]					lm	[7:0]			

#### a) Special LED Control Command

There are 3 kinds of LED control command.

- **SETPWM:** set the brightness level (0~255) for specified LED channel;

- **RAMP:** set the specified LED channel fade in or fade out for expected step( 0~255)

SETSTEP: set the fading slope for specified LED channel;



All control parameter in above commands can either come from specified register (RA~RD), or from immediate data contained in command..

All LED control command supports broadcast mode, one instruction may send to multiple or all LEDs

When SRAM program running, if Ch field or value of Rx in LED control command is "11111", the current command is active for all LED with setting of CTRSR.bitn=0. If Ch field or value of Rx in LED control command is "11110", the current command is only active for those channel with setting of GMSKx=0.

When LED instruction is come from I<sup>2</sup>C interface directly, it is recommended to use only the command with immediate data. If the Ch field in command is "11111", the current command is only active for those LED with STRSR.bitn=1..

Table 5 LED Control Instruction explanation

Instruction	Description
Register Parameter	
SETPWMR Rx Ry	Set the PWM brightness level with parameter in register Rx: LED channel number, 0~8 for LED1~ LED9 respectively Ry: Brightness level, 0~255
RAMPR Dir Rx Ry	Set the Fade-in/Fade-out for specified step with parameter in register Dir: 1: Fade-in; 0: Fade-out Rx: LED channel number, 0~8 for LED1~ LED9 respectively Ry: the step number of Fade-in/Fade-out
SETSTEPTMRR Pre Rx Ry	Set the RAMP slope with parameter in register Pre: basic time unit, 0: 0.5ms; 1: 16ms Rx: LED channel number, 0~8 for LED1~ LED9 respectively Ry: RAMP step time = (Ry+1)*Pre, 0~255
Immediate Data	
SETPWMI Ch Im	Set the PWM brightness level with immediate parameter Ch: LED channel number, 0~8 for LED1~ LED9 respectively Im: Brightness level, 0~255
RAMPI Dir Ch Im	Set the Fade-in/Fade-out for specified steps with immediate parameter Dir: 1: Fade-in; 0: Fade-out Ch: LED channel number, 0~8 for LED1~ LED9 respectively Im: the steps of Fade-in/Fade-out
SETSTEPTMRI Pre Ch Im	Set the RAMP step time with immediate parameter Pre: basic unit of time, 0: 0.5ms; 1: 16ms Ch: LED channel number, 0~8 for LED1~ LED9 respectively Im: RAMP step time = (Im +1)*Pre, 0~255



## **Table 6 Program Control and operation Instruction**

Instruction	Encoding	Description
branch Instruction	n	
JP Addr	0x00xx	Immediate Jump, jump to PC = Addr
JPZ Addr	0x04xx	Conditional Jump, If Rz is 0, jump to PC = Addr
JPNZ Addr	0x05xx	Conditional Jump, If Rz is not 0, jump to PC = Addr
JPS Addr	0x06xx	Conditional Jump, If Rz < 0, jump to PC = Addr
JPNS Addr	0x07xx	Conditional Jump, If Rz >= 0, jump to PC = Addr
Data Transfer Inst	ruction	
I D D I I I	0x08xx	Do las
<b>LD</b> Rz Im	0x0bxx	Rz = Im
	0x18xx	
RDR Rz Addr	- 0x1bxx	Rz = *Addr
	0x1cxx	
WDR Rz Addr	- 0x1fxx	*Addr = Rz
Computation Inst	ruction	
	0x0cxx	
CMPI Rz Im	- 0x0fxx	Rz – Im, only change S/Z flag
CMPR Rx Ry	0x30xx	Rx – Ry, only change S/Z flag
	0x10xx	
ANDR Rz Im	- 0x13xx	Rz = Rz & Im, affect S/Z flag
	0x14xx	
ORR Rz Im	- 0x17xx	Rz = Rz   Im, affect S/Z flag
	0x20xx	
ADDI Rz Im	0x23xx	Rz = Rz + Im, affect S/Z flag
	0x24xx	
SUBI Rz Im	- 0x27xx	Rz = Rz - Im, affect S/Z flag
	0x28xx	
ADDR Rz Rx Ry	- 0x2bxx	Rz = Rz + Ry, affect S/Z flag
	0x28xx	
SUBR Rz Rx Ry	-	Rz = Rz - Ry, affect S/Z flag
Control Instructio	0x2bxx	
END Int Rst	n 0x34xx	Program end with optionally reset register RMD and generate interrupt
בוזום וווו עצו	UX34XX	Program end with optionally reset register RMD and generate interrupt



		Int= 0: no interrupt after instruction executed; Int= 1: generate interrupt after instruction executed Rst=0: PC add 1 after instruction executed; Rst=1: Reload PC with SADDR after instruction executed
INTN_MASKOFF	0x36xx	Unmask internal interrupt
INTN_MASKON	0x37xx	Mask internal interrupt
WAITI Pre Time	0x38xx - 0x3fxx	Wait for specified time Pre: time of basic waiting cycle, 0: 0.5ms; 1: 16ms Time: number of waiting cycle, max value is 1023, wait time=Pre*Time

#### **Example**




Figure 18 LED Effect Programming Diagram

Table 7 Reference Instruction of LED Effect Programming

PC	Assemble Instruction	Machine Code	explanation
0	SETSTEPTMRI 0x00 0x1F 0x03	0x9F03	RAMPI step time: 2ms
1	SETPWMI 0x1F 0x00	0xBF00	ALL LED turn off
	START:		Address Label "START" (01H)
2	RAMPI 0x01 0x00 0x80	0xE080	LED1 fade in, 128 steps breath
3	WAITI 0x01 0x20	0x3C20	Wait 512ms
4	RAMPI 0x00 0x00 0x80	0xC080	LED1 fade out, 128 steps breath
5	WAITI 0x01 0x38	0x3C38	Wait 896ms
6	JP START	0x0002	Jump to START, PC=2

#### Step1: Power On, configure register

- VBAT power on, 4.2V
- Pull pin PDN to 3V
- Wait 5ms
- Write register GCR = 0x0001 // enable LED module
- Writer register LER = 0x0001 // enable LED1
- Write register PMD=0x0000 // bits PROGRMD[1:0] = 00,hold mode
   Write register RMD=0x0000 // bits RUNMD[1:0] = 00,hold mode

#### Step 2: Load Instruction to SRAM

- Write register WADDR= 0x0000 // load program starting at address =0x0000
- Write register WDATA = 0x9F03
- Write register WDATA = 0xBF00
- Write register WDATA = 0xE080
- Write register WDATA = 0x3C20
- Write register WDATA = 0xC080
- Write register WDATA = 0x3C38

Write register WDATA = 0x0002

#### Step3: Run

- Write register SADDR = 0x0000
- Write register RMD=0x0002 // bits RUNMD[1:0] = 10,change to run mode,
- Write register PMD=0x0001 // bit PROGMD[1:0] = 01 ,start program from 0x0000

## **Link Touch Status to LED Lighting Effect**

There are two optional ways to connect touch status to LED lighting effect inside the device: direct output mode and program mode .

In direct output mode, the touch detection status directly turn on or off the specified LED. In program mode, user can adapt internal touch and gesture interrupt to start LED lighting effect program to generate complex touch feedback.

#### Direct output mode

If bit OEx (x=1~6) in register OSRn (n=1~3) is 1, the touch status on pin Sx directly output to the LED defined by bits LSELx[3:0] in register OSRn. When touch detected, the LED turn on, when touch released, the LED turns off.

The control bit LSELx[3:0] of register OSRn defines which LED display the touch status of pin Sx:

```
LSELx[3:0]=0000, touch status sent to LED1
LSELx[3:0]=0001, touch status sent to LED2
...
LSELx[3:0]=1000, touch status sent to LED9
```

The control bit FONx, FOFx in register OSRn select the transition way between state on and off

FONx=1, turn on LED in smooth way (fade in) when Sx touch detected; FONx=0, turn on LED immediately (without fade-in) when Sx touch detect;

FOFx=1, turn off LED in smooth way (fade out) when Sx touch released FOFx=0, turn off LED immediately (without fade-out) when Sx touch released

When FOFx=1 or FONx=1, the speed of fade in/fade out is set by external MCU control command ( SETSTEP) through I<sup>2</sup>C interface.

#### Program link mode

Internal ASP can read several touch/gesture-related register to obtain the status of touch/gesture detection, such as register KST (Key Status), TISR1, TISR2 (Touch Interrupt status register). Once an event of touch or gesture is detected, program can jump to execute special subroutine to generate user-predefined lighting effect.

Besides invoking touch feedback lighting by polling the touch/gesture status, the touch feedback subroutine can be invoked by interrupt control mode. When touch and gesture are detected, the register bits KISx(x=1~6), GISy (y=1~2) and TAP in register TISR 1/TISR2 will be set; if corresponding interrupt enable bits KIEx, GIEy, and TIE in register TIER are set, internal interrupt mechanism is triggered. After interrupt occurs, ASP's PC pointer jumps to the beginning address defined by register TIVEC at once to execute interrupt subroutine.

Generally interrupt subroutine would read registers TISR1/TISR2 first to resolve the interrupt source, and then to execute the corresponding touch-related lighting program. After register TISR1/TISR2 read out, they will be cleared automatically.

The register TIER (Touch Interrupt Enable) contains 3 types of interrupt enable bits: KIE, GIE and TIE. The KIEx is the touch status interrupt, which has 4 types operating mode configured by bits INMD[1:0] in register

LCR. The GIEy are the slide gesture interrupt enable bits, and TIE is the tap gesture interrupt enable bit. All interrupts have the same priority.




Figure 19 Touch/Gesture Event triggers LED Program Interrupt



## **REGISTER DESCRIPTION**

## **REGISTER CONFIGURATION**

DANOL   DRST   D15D14   D13D12D11   D10   D9   D8   D7   D6   D5   D4   D3   D2   D1   D0	Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Ox01	0x00		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Ox00																			
0x03					0			0				-	SLP6	SLP5	SLP4	SLP3			
Ox04									K										
DN05			OE2	FON2				LS	EL2	2								777	
0x06			OE4	FON4	FOF4	0						FON3							
0x07		OSR3	OE6	FON6	FOF6	0					OE5	FON5	FOF5						
DXDA-DOF   DGTH1 - 3				ı	ı									1	AS				
0x10	0x08		0	0		(	SLID	_IN1	ΓV		RME	0			SLID	SEL			
0x11	0x0A~0x0F	JDGTH1~3				CLF	RTH							SET	TH				
0x12	0x10	NOISETH	0	0	0	0	1	0	0	0				NOIS	STH				
Decision   Color   C	0x11		0	0	0	0	0				SCMD	0	NSMD		5	SCNU	М		
Ox14	0x12	SCFG2	0	0	0	0	0		SEE	D	RFFL	TEN	0	Y		SE	NS		
Ox15	0x13	OFSR1	0	0	0	EN2		OFF	SE	Γ2	0	0	0	EN1		OFF	SET1		
Ox16	0x14	OFSR2	0	0	0	EN4		OFF	SE	Τ4	0	0	0	EN3		OFF	SET3		
Ox17	0x15		0	0	0	EN6		OFF	SE	Т6	0	0	0	EN5		OFF	SET5		
Ox18	0x16	DOFCR1		DC	)F4			D	OF3	<b>,</b>		DC	)F2						
Ox19	0x17	DOFCR2	0	0					0	0		DC	DF6			DO	OF5		
Ox1A						INCF	R[7:0	)]			0			IP	PER[6:	:0]			
Ox1B													MC						
Ox1C   BLCTH			D15	D14	D13			D10	D9	D8	D7	D6	D5						
Ox1D																			
Ox1E   MDSR   O   O   O   O   O   O   O   O   O						BI													
Ox20																			
Ox21												-							
0x22         TDTR         ONMAX         TOFFMAX           0x23         GSSR1         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x24         GSSR2         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x25         GSSR3         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x26         GSSR4         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x27         TAPR         0         0         0         0         0         0         0         KCODE3         0         KCODE4           0x27         TAPR         0         0         0         0         0         0         0         0         TIMES         KCODE3         0         KCODE4         KCODE4         0         0         0         0         CCODE4         0         0         CCODE4         0         0         CCODE4         0         0         CCODE4         0         CCODE3         0         CCODE3         0         CCOD											AKST	AKSG							
0x23         GSSR1         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x24         GSSR2         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x25         GSSR3         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x26         GSSR4         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x27         TAPR         0         0         0         0         0         0         0         0         KCODE3         0         KCODE4           0x2D         GIE         0         0         0         0         0         0         0         0         0         0         0         KCODE4           0x2D         GIE         0 </td <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			0	0	0				0	0									
0x24         GSSR2         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x25         GSSR3         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x26         GSSR4         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x27         TAPR         0 <t< td=""><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			_																
0x25         GSSR3         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x26         GSSR4         0         KCODE1         0         KCODE2         0         KCODE3         0         KCODE4           0x27         TAPR         0         0         0         0         0         0         0         0         KCODE3         0         KCODE4           0x27         TAPR         0         0         0         0         0         0         0         0         0         0         0         KCODE3         0         KCODE4         XCODE4         0         0         0         0         KCODE3         0         KCODE3         0         KCODE3         0         KCODE3         0         KCODE3         0																			
0x26																			
Ox27																			
0x2D         GIE         0         0         0         0         0         0         0         0         TIE1 GIE4 GIE3 GIE2 GIE1           0x2E         GIS         0																			
0x2E         GIS         0 <td></td> <td></td> <td></td> <td>_</td> <td></td>				_															
0x2F         GTIM         0 </td <td></td>																			
0x30				_		1				_	0	0					GISZ	GIST	
0x31         RAWST         0<											0						INITO	INITA	
0x32         KEYST         0<												-							
0x35         SMOVCNT         0         0         0         0         0         0         0         MOVCNT           0x36~0x3B         KDATA1~6         KDATA           0x3C         DUM0         0         0         0         1																			
0x36~0x3B KDATA1~6         KDATA           0x3C         DUM0         0         0         0         1         2											SDI	U	30			33	32	31	
0x3C         DUM0         0         0         0         1 </td <td></td> <td></td> <td>U</td> <td>U</td> <td>U</td> <td>U</td> <td>U</td> <td>U</td> <td>U</td> <td>U</td> <td>ΚDV.</td> <td>ТΛ</td> <td></td> <td>IVIOV</td> <td>CIVI</td> <td></td> <td></td> <td></td>			U	U	U	U	U	U	U	U	ΚDV.	ТΛ		IVIOV	CIVI				
0x3D         DUM1         0 </td <td></td> <td></td> <td>0</td> <td>Λ</td> <td>Λ</td> <td>Λ</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>T .</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td>			0	Λ	Λ	Λ	1	1	1	1	T .	1	1	1	1	1	1	1	
0x50         LER         0         0         0         0         0         0         LE9         LE8         LE7         LE6         LE5         LE4         LE3         LE2         LE1           0x51																			
0x51         -         Reserved           0x52         LCR         0         0         0         0         0         SRMINI         LIRMD         TIMD         LIE         FREQ         LOG/LIN           0x53         PMD         0																	_		
0x52         LCR         0         0         0         0         0         0         SRMINI         LIRMD         TIMD         LIE         FREQ         LOG/LIN           0x53         PMD         0			۲				U	L	U			1							
0x53         PMD         0 <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>n</td> <td>0</td> <td>Λ</td> <td>SRMINI</td> <td></td> <td></td> <td>TIN</td> <td>/ID</td> <td>H</td> <td>FRFO</td> <td>Inc</td> <td>i/I INI</td>			0	0	0	0	n	0	Λ	SRMINI			TIN	/ID	H	FRFO	Inc	i/I INI	
0x54         RMD         0 <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td>												1				_			
0x55         CTRS         0         0         0         0         0         0         0         CTRSEL           0x57         IMAX1         0         IMAX4         0         IMAX3         0         IMAX2         0         IMAX1           0x58         IMAX2         0         IMAX8         IMAX7         0         IMAX6         0         IMAX5           0x59         IMAX3         0         0         0         0         0         0         0         0         0         0         IMAX9																			
0x57         IMAX1         0         IMAX4         0         IMAX3         0         IMAX2         0         IMAX1           0x58         IMAX2         0         IMAX8         IMAX7         0         IMAX6         0         IMAX5           0x59         IMAX3         0         0         0         0         0         0         0         0         0         IMAX9																	INON	00	
0x58         IMAX2         0         IMAX8         IMAX7         0         IMAX6         0         IMAX5           0x59         IMAX3         0         0         0         0         0         0         0         0         0         0         0         IMAX9										X3	0						IMAX′	1	
0x59																			
			_				0					0							
	0x5C	TIER		0															



Address	Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x5D	TIVEC	0	0	0	0	0	0	0	0				TIV	EC			
0x5E	ISR2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LIS
0x5F	SADDR	0	0	0	0	0	0	0	0				SAD	DR			
0x60	PCR	0	0	0	0	0	0	0	0				P(	0			
0x61	CMDR	D15	D14	D13	D12	D11	D10	D9	D8							D0	
0x62	RA	0	0	0	0	0	0	0	0				R	4			
0x63	RB	0	0	0	0	0	0	0	0				RI	В			
0x64	RC	0	0	0	0	0	0	0	0				R	<u> </u>			
0x65	RD	0	0	0	0	0	0	0	0				RI	)			
0x66~0x6D	R1~R8	0	0	0	0	0	0	0	0				R1~	R8			
6E	GRP	0	0	0	0	0	0	0				GF	RPSE				
7D	WP				W	PW				0	0	0	0	0	0	0	0
7E	WADDR	0	0	0	0	0	0	0	0				ADI	DR			
7F	WDATA		•	•	•		•			COL	ÞΕ						

## **GLOBAL REGISTER DESCRIPTION**

## IDRST, Chip ID and Software Reset

Addre	ess: 0x0	0, R/V	/												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bit	Syn	nbol	Descri	iption											
15:0	IDR	RST	Chip II	D and s	oftware	e reset	control								
			Read-	out is a	ılways (	0xA223	as chi	p ID.							
	Write 0x55aa to this address will reset the whole chip, including all configuration register														

#### GCR, Global Control Register

Addre	ess: 0x0	01, R/V	V, defa	ult: 0x0	000											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	SENE	LEDE	
Bit	Syn	nbol	Descri	iption												
0	LE	DE	LED d	D driver function enable												
			0: disa	disable LED driver												
			1: ena	ble LEI	O drive	r										
1	SE	NE		Capacitive touch detection function enable												
				0: disable capacitive touch detection												
			1: enable capacitive touch detection													

#### CAPACITIVE TOUCH DETECTION REGISTERS

## SLPR, Sensor Channel Sleep Control Register

	Addre	ess: 0x0	02, R/V	V, defai	ult: 0x0	000										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0 0 0 0 0 0 0 SLP6 SLP5 SLP4 SLP3 SLP2 SLP1											
	Bit	Syn	nbol	Descri	Description											
4	5:0	SL	P6	Chann	Channel sleep control for pin Sx (x=1~6)											
4		_	_	0: pin	: pin Sx input detection is enabled											
		SL	P1	1: pin Sx input detection is shut down												

## KINTER, Touch Key Interrupt Enable Register

Addre	ess: 0x0	03, R/V	V, defai	ult: 0x0	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	KIN	/ID	FRME	0	IE6	IE5	IE4	IE3	IE2	IE1
Bit	Syn	nbol	Descri	ption											
5:0	IE	x	Touch	Key	Interrupt	enab	le. If i	nterrupt	occui	rs, pin	INTN	is pulle	ed dow	n to	GND in



		open-drain mode	
		0: disable interrupt	
		1: enable interrupt	
6	-	Reserved, must be 0	
7	FRME	Interrupt enable for frame boundary for touch scan sampling.	External MCU can use
		this interrupt to obtain the latest CDC sampling data.	
		0: disable scan frame interrupt	
		1: enable scan frame interrupt	
9:8	KIMD	Interrupt trigger mode selection.	
		00: interrupt triggered when touch status change	
		01: interrupt triggered when touch status changes from 1 to 0	
		10: interrupt triggered when touch status changes from 0 to 1	
		11: interrupt triggered when touch status is 1	

## OSR1~3, Output Touch Status to LED Register

Address	: 0x04~	-0x06.	R/W. de	efault:	0x00	00											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		0	
OE2	FON2	FOF2	0		SE	L2		OE1	FON1	FOF1	0		L	SEL1			
OE4	FON4	FOF4	0		LS	EL4		OE3	FON3	FOF3	0		LS	SEL3			
OE6	FON6	FOF6	0		LS	EL6		OE5	FON5	FOF5	0		LS	SEL5			
Bit	Syn	nbol	Descri	ption													
15/7	OI	Ex					ıt statu	s of Sx(x	(=1~6)	output	to LED	)					
			0: disa			-											
				nable association  Difade in mode enable for Touch/LED association													
14/6	FO	Nx		D fade in mode enable for Touch/L <mark>ED association</mark>													
				LED turn on immediately													
		_	1: LED				,	_ 4									
13/5	FC	)Fx						r Touch/	LED ac	cociati	on						
			0: LED														
			1: LED				,										
11:8/	LSI	ELx						Multiple			g to th	e san	ne LE	D is pe	ermit	ted.	
3:0							de of p	in LEDy	(y=1~8	9).							
			0000:														
			0001:	outpu	to LE	-02											
			1000:	outou	t to I E	-D0											
12:11/4:3	_		1000: 0													$\longrightarrow$	
12.11/4.3			176961	tu, II	เนอเ ม	C U											

## AKSCR, Adjacent Key Suppression Configuration Register

Addre	ss: 0x0	7, R/W	, defau	It: 0x00	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0			ASI	EL		
Bit	Syn	nbol	Descr	iption											
5:0	AS	EL	very of helps ASEL ASEL The to	close to to ider x=1, S x=0, S ouch de	o each atify the x is inc x is not etection	other, most I luded i includ result	and o ikely ke n AKS ed in A withou	nly one ey amo groups KS gro it AKS	key is ng all t	s activone touch	t multipe for or ched ke buts to care	ne toud eys.	ch, ÁKS	S algor	rithm

## SLSR, Slide Selection Register

Addre	ess: 0x08	3, R/W, o	default:	0x020	00											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0			SLID_INTV RME 0 SLIDSEL												
Bit	Syn	nbol	Descr	e Bar Configuration, defines which Sx that the slide bar is consisted of.												
5:0	SLID		0: pin	Sx is r		tained	in slide	e bar	Sx that	the sli	de bar	is con	sisted (	of.		



6	-	Reserved, must be 0
7	RME	Slider Ring Mode Enable.
		0: Slider is in shape of bar
		1: Slider is in shape of ring
13:8	SLID_INTV	Slider Detection Timing Setting. Used in the case that the margin between two
		adjacent key in a slide bar is bigger than normal. T=SLIDINTVAL*Tscan

## JDGTHn, key status judge configuration register

Addres	ss: 0x0	A~0x(	F, R/W	/, defau	ılt: 0x0	80F									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CLF	RTH							SE	ГТН			
Bit	Sym	bol	Descri	iption											
7:0	SET	TH	Touch	-on de	cision t	hresho	ld								
15:8	CLR	TH	Touch	-off de	cision t	hresho	ld								

## NOISETH, Noise Threshold Register

Addre	ss: 0x	10, R/V	V, defau	ult: 0x0	80F										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			0x	08							NOIS	SETH	•		
Bit	Syr	nbol	Descri	ption											
7:0	NOIS	SETH	Noise	thresh	old Set	ting.									
15:8		-	Reserv	ved											

## SCFG1, Scan Configuration Register 1

Addre	ess: 0x′	I1, R/W,	defau	ılt: 0x00	004												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0		(	)	(	0	SCNMD	0	NSMD		S	CNUN	1			
Bit	Syr	nbol	Desc	cription													
4:0	SCI	NUM	Scar	n Cycle	Numl	oer S	Settin	g, default i	s 4.	The bigg	er is t	the sca	n cyc	cle nu	mber		
			sele	cted, th	e longe	er is t	he so	an t <mark>im</mark> e, an	d the	higher is	the se	nsitivity	of CI	DC.			
				elected, the longer is the scan time, and the higher is the sensitivity of CDC.													
				Others: Scan <mark>cycle is SCNUM*</mark> 512													
5	NS	MD	Not :	Scanne	d Char	nnel S	Statu	s Setting.									
			0: cc	nnecte	d to GI	ND (c	defau	lt)									
			1: Hi	igh-Z													
6		-	Res	erved,	must b	e 0											
7	SCI	MD	Scar	n <mark>Mo</mark> de	Select	ion											
			0: sc	can all 6	keys,	the c	ycle	time is cons	stant								
			1: sc	an the	selecte	ed ke	ys										
15:8		-	Res	erved,	must b	e 0											

## SCFG2, Scan Configuration Register 2

Addre	ess: 0x1	2, R/W,	default:	0x0107	7												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0)	SEED		RFFI	LTEN		0		SE	ENS			
Bit	Syn	nbol	Descri	ption													
3:0	SE	NS	Sensit	ivity cor	figuration	on, the	litter	SENS,	the high	ner se	nsitivity	/ (16 l	evel s	ensitivi	ty)		
				highest													
			0001:	1/2 high	est sen	sitivity											
			0011:	1: 1/4 the highest sensitivity													
				1: 1/4 the highest sensitivity 1: 1/8 the highest sensitivity (default) 1: 1/16 the highest sensitivity													
			1111:	1/16 the	highes	t sensi	tivity										
5:4	-	•	Reser	ved, mu	ıst be 0												
7:6	RFFL	TEN	RF filte	er enabl	e, only	used w	hen r	egister	SCFG1	's bit	SCNU	∕l is >₄	4.				
			00/11:	RF filte	r off												
			01: RF	filter m	ode 1												
				filter m													
			Notice	: when I	RF filter	is ena	ble, th	ne Sx sa	ampling	is div	ided in	to sev	eral s	egmen	t, the		



		abnormal segment samples are discarded
10:8	SEED	CDC output accuracy selection
		000: CDC/16
		001: CDC/8
		010: CDC/4
		011: CDC/2
		100: CDC/1

## OFSR1, Key Capacitance Offset Register 1

Address	: 0x13,	R/W, de	fault: 0x0000														
15	14	13	12	11	10	9	8	7	6	5	4	3 2	1 0				
0	0	0	OFSEN2		OFFSI	ET2		0	0	0	OFSEN1	OFF	SET1				
Bit	Syn	nbol	Description														
3:0	OFF	SET1		of capacitance offset selection. The bigger of OFFSET1, the larger the													
			compensation	compensation capacitance on S1.													
4	OFS	EN1	S1 capacitan	ce offs	et ena	ble											
7:5	•	-	Reserved, mu	ıst be	0												
11:8	OFF	SET2	S2 capacitan	ce offs	et valu	ıe. Th	ne bi	gger	of Ol	FFSE	T2, the larger	the					
			compensation	n capa	citance	e on	S2.										
12	OFS	EN2	S2 capacitan	ce offs	et ena	ble											
15:13		-	Reserved, mu	ıst be	0												

## OFSR2, Key Capacitance Offset Register

Address	s: 0x14, F	R/W, def	ault: 0x0000													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	OFFSEN4		OFFSI	ET4		0	0	0	OFSEN3	(	OFF	SET3		
Bit	Syn	nbol	Description													
3:0	OFF:	SET3	S3 capacita	3 capacitance offset value. The bigger of OFFSET3, the larger the												
			compensati	compensation capacitance on S3.												
4	OFS	EN3	S3 capacita	nce c	ffset er	nable										
7:5		-	Reserved, r	nust k	oe 0											
11:8	OFF:	SET4	S4 capacita	nce c	ffset va	lue.	The b	oigge	er of (	OFFS	SET4, the larger	the				
			compensati								_					
12	OFS	EN4	S4 capacita	nce c	ffset er	nable		•				•				
15:13		-	Reserved, r	nust k	pe 0	•	•	•				•				

## OFSR3, Key Capacitance Offset Register

Address	s: 0x14. F	R/W. defa	ault: 0x0000													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	OFSEN6		OFFS	ET6		0	0	0	OFSEN5	(	OFFS	SET5		
Bit	Syn	nbol	Description	n												
3:0	OFF:	SET5	S5 capacit	S5 capacitance offset value. The bigger of OFFSET5, the larger the												
			compensa	compensation capacitance on S5.												
4	OFS	EN5	S5 capacit	ance	offset e	enabl	е									
7:5		-	Reserved,	must	be 0											
11:8	OFF:	SET6	S6 capacit	ance	offset v	/alue.	. The	bigg	er of	OFF	SET6, the large	r the				
			compensa	tion c	apacita	ince o	on Se	<b>S</b> .								
12	OFS	EN6	S6 capacit	empensation capacitance on S6. 6 capacitance offset enable												
15:13		-	Reserved,	must	be 0											

## DOFCR1-2, CDC Digital Offset Register

Addre	ess: 0x	16-0x	17, R/W, c	default: 0x	0000										
15	15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
	DOF4 DOF3 DOF2 DOF1														
- DC								)F6			DC	F5			



Bit	Symbol	Description
15:0	DOF6	DOFx: CDC digital offset of Sx
	DOF5	CDC data will over 12 bits when key parasitic capacitance is too big. The digital offset
	DOF4	can make the CDC data within acceptable range by minus the setting offset.
	DOF3	0000 : offset is 0
	DOF2	0001: offset is 2000
	DOF1	0010: offset is 4000
		0011: offset is 6000
		0100: offset is 8000
		0101: offset is 10000
		0110: offset is 12000
		0111: offset is 14000
		Others: undefined

#### IDLECR, IDLE Status Configuration Register

Addre	ess: 0x18, R/\	/W, default: 0x1805								
15	14 13	12 11 10 9 8 7 6 5 4 3	2	1	0					
		INCR 0 IPER								
Bit	Symbol	Description								
6:0	IPER	Scan Period Setting in IDLE mode.								
		dle mode, the scan rate is reduced to 1/(IPER+1) times of normal scan rate to sav								
		power consumption. By default, IPER is 5.								
7	-	Reserved, must be 0								
15:8	INCR	DLE Entering Time Setting.								
		ouch has not detected on all sensors for more than INCR*TSCAN*16, the scan enters								
		IDLE mode for power consumption.								

## MOTR, Maximum Touch-On Time Register

Addre	ess: 0x	19, R/V	V, defau	ult:0x00	)10										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			(	)							M	TC			
Bit	Syn	nbol	Descri	ption											
7:0	M	Symbol Description  MOT Maximum Permitted Touch-On Time 0x00: No max touch-on time limition Other: time of touch-on is limited to MOT*TSCAN*128.  TSCAN: capacitance touch key scanning cycle, TSCAN = N * SCNUM * 2us (here N is number of toch keys)													
15:8	-	- Reserved, must be 0													

## DISMAX, Maximum Margin of Valid Data Register

Addr	ess:	0x1A	, R/W, defai	ult: 0x0040	)										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						DISM	AX								
Bit	Syn	nbol	Description												
15:0	DISI	MAX	Maximum ı	margin of v	alid data										
			When the	absolute d	lifference be	etweer	new	raw o	data a	nd the	e prev	ious c	ne is	bigge	r than
			DISMAX, c	discard the	raw data. T	he det	ault v	alue is	s 64.						

## SETCNT, Touch Judge De-bounce Counter

Addre	ess: 0x	1B, R/V	V, defa	ult: 0x0	404										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CC	NT							SC	NT			
Bit	Syn	nbol	Descri	Pescription											
7:0	SC	NT	When	e-bounce Time of Touch-on judgment.  /hen delta of input has been larger than SETTH for SCNT times continuously, touch-on tatus is detected.											
15:8	CC	NT	De-bounce time of Touch-release judgment. When delta of input has been below CLRTHR for CCNT times continuously, Touch												



status is detected to be released.

## BLCTH, Baseline Trace Configuration Register

Addre	ess: 0x1	IC, R/V	V, defa	ult: 0x1	800										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			BL	_U							BI	_D			
Bit	Sym	nbol	Descri	ption											
7:0	BL	.D	Baselii	aseline trace-down speed control.											
			When raw data has been lower than baseline for more than BLD times, baseline increment by 1. The bigger is the BLD, the slower is the trace-down speed.												
15:8	BL	LU Baseline trace-up speed control. When raw data has been higher than baseline for													
		BLU times, baseline decrement by 1.The bigger is the BLU, the slower is the trace-up													
			speed.	•											

## BLDTH, Baseline Reset Threshold

Addre	ess: 0x	1D, R/\	N, defa	ult: 0x0	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			(	)							BL	HTC			
Bit	Syn	nbol	Descri	iption											
7:0	BLC	OTH		baseli	ne rese	et wher	ı (bas	eline -	raw c	data)>	SETTH		seline	abnorr	nally.
15:8		•	Reser	ved, m	ust be	0									

#### MDSR, Monitor Data Selection Register

Addre	ess: 0x	1Ε, R/\	N, defau	ult: 0x00	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-			DSEL	
Bit	Syr	mbol	Descr	iption	otion										
1: 0	DS	SEL	Monito	or Data	r Data Selection for register KDATA1~6										
			00: KI	DATAx i	s 0										
			01: KI	DATAx is the delta value (Raw data – baselin)											
			10: KI	KDATAx is b <mark>aseli</mark> ne v <mark>alu</mark> e `											
			11: K[	DATAx i	TAX is baseline value										

## GDCFGR, Gesture Detection Configuration Register

Add	ress: 0	x20, R	/W, def	ault: 0	x00 <mark>00</mark>										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	GSTN	ИD	AKST	AKSG	S6	S5	S4	S3	S2	S1
Bit	Syn	nbol	Desc	ription											
5:0	S6-	~S1	Gestu	ure det	ection	Enable	for inp	ut S1~S6	3						
				sable gesture detection for Sx											
			1: ena	able gesture detection for Sx											
6	AK	SG													
				de Gesture Detection Data Source Selection gesture detection don't use AKS key status											
			1: ges	sture d	etectio	n use A	AKS ke	y status							
7	AK	ST						ırce Sele							
			0: tap	detec	tion do	n't use	AKS k	ey status	;						
				detec											
9:8	GS	ΓMD						rt mode							
				: report after certain time passed after finger leaves											
				11: report as soon as finger leaves x: report as soon as gesture criteria has been met											
			1x: re	port as	soon	as ges	ture cri	teria has	been me	et					

## GDTR, Gesture Detection Time Register

Addı	ress: 0	x21, R/	W, defa	ault: 0x0	07										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				GOFF	MAX			



Bit	Symbol	Description
7:0	GOFFMAX	Maximum touch-off time during gesture detection.
		TOFFMAX=GOFFMAX*TSCAN.
		When finger swift on touch area of gesture detection, it is allowed that no touch is
		detected for a short time. If no-touch time detected is than the TGOFFMAX, , current
		gesture is considered to be over.

#### TDTR, Tap Detection Register

Addre	ess: 0x2	22, R/V	V, defau	ult: 0x0	80F													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			TON	MAX							TOFF	MAX						
Bit	Syn	nbol	Descr	ription	ption													
15:8	TON	ИAX		iption num touch on time of tap detection ap is invalid when touch on time is longer than TONMAX=TONMAX*TSCAN.														
			The t	ap is in	valid w	hen to	uch on	time is	longe	r than T	ONMA	1OT=X	MAX <sup>3</sup>	*TSCAN	٧.			
7:0	TOFF	MAX	Maxin	num to	uch off	time of	tap de	tection										
			Durin	ig finge	er tap	detect	ion, if	touch	off sta	atus ha	s bee	n lastii	ng for	more	than			
			TOFF	FMAX (	TOFF	MAX*TS	SCAN),	the tap	p gestu	ure is co	nsider	ed to b	e end.					

#### GSSR1~2, Gesture of Slide Selection Register

				ault: 0x2340												
				ault: 0x4320												
				ault: 0x1350												
				ault: 0x5310												
15	14   13	12	11	10 9	8	7	6	5	4	3	2 1 0					
0	KCODI	<u> </u>	0	KCODE2	<u> </u>	0	I	<b>COD</b>	E3	0	KCODE4					
Bit	Symbol	Descrip														
14:12	KCODE1			rst senor in sli	der											
		000: No														
		001: S1														
		010: S2														
		011: S3														
		100: S4	1													
		101: S5	5													
		110: S6  CODE2 Code of the 2nd senor in slider 000: None 001: S1														
10:8	KCODE2	CODE2 Code of the 2nd senor in slider 000: None 001: S1 010: S2														
		CODE2 Code of the 2nd senor in slider 000: None 001: S1 010: S2														
		CODE2 Code of the 2nd senor in slider 000: None 001: S1														
		CODE2 Code of the 2nd senor in slider 000: None 001: S1 010: S2														
		000: None 001: S1 010: S2														
		100: S4														
		101: S5	5													
		110: S6														
6:4	KCODE3			ord senor in slice	der											
		000: No														
		001: S1														
		010: S2														
		011: S3	3													
		100: S4														
		101: S5														
		110: S6														
2:0	-	Code of	f the 4	th senor in slic	der											
		000: No														
		001: S1	l													
1		010: S2														
		011: S3														
		100: S4														
		101: S5														
		110: S6	3													
Mata. T	The Advictor 44			104004001			£:				concore in portiouler					

Note: The touch state is always detected one by one when finger slide on capacitive sensors in particular order. AW9069 judges slide gesture by checking touch state and comparing its sequence with predefined



one.KCODE1 is the first touching sensor code of slide gesture, and KCODE2/3/4 are the sensor code followed. Each gesture configuration must contain more than 2 sensors, and max 4 sensors. If only 3 sensors are used, KCODE4 should be 000.

If KCODE1 is 0, this register is invalid.

#### TAPR, Tap Configuration Register

Addr	ess: 0	<27, R/	W, defa	ult: 0x1	12														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0	0	0	0	0	0	0	0	K6	K5	K4	K3	K2	K1	TIM	IES				
Bit	Syn	nbol	Descr	iption															
1:0	TIM	IES	Click t	times s															
			01: sir	single click															
				double click															
			11: tri	ple clic	k														
7:2	K6-	-K1	Tap	sensor	channe	el sele	ection,	define	the w	hether	sensor	(Sx)	is invo	lved in	n tap				
				tion or															
					is dete														
			Kx=1	, pin Sx	k is not i	nclude	d in ta	p gestu	re										

#### GIER, Gesture Interrupt Enable Register

Addre	ess: 0x	2D, R/	N, defa	ult: 0x0	0000													
15	14	13	12	11	11         10         9         8         7         6         5         4         3         2         1         0           0         0         0         0         0         TIE         GIE4         GIE3         GIE2         GIE1           ion         detection interrupt for predefined slide gesture1~ 4 respectively.													
0	0	0	0	0	0	0	0	0	0	0	TIE	GIE4	GIE3	GIE2	GIE1			
Bit	Syn	nbol	Descri	iption														
3:0	GI	E4	Gestu	re dete														
	-	~	0: disa	able inte	ple interrupt													
	GI	E1	1: ena	ble inte	errupt													
4	Т	IE	Tap de	etection	n interru	upt												
			0: disa	able inte	errupt													
			1: ena	ble inte	errupt													
15:5		-	Reser	ved, m	ust be	0												

#### GISR, Gesture Interrupt Status Register

Addre	ess: 0x2	2E, R(	clear by	readin	g), def	ault: 0x	0000											
15	## Pass: 0x2E, R(clear by reading), default: 0x0000    14																	
0	0	0	0	0	0	0	0	0	0	0	TIS	0	0	GIS2	GIS1			
Bit	Syn	nbol	Descri	ption														
1:0	GIS	S2,	Gestu															
	GI	S1		o gesture interrupt														
			1: ges															
4	TI	IS	Tap de	etection	interr	upt stat	us											
			0: no t	ap inte	rrupt													
			1: tap	interru	ot													
15:5		-	Reser	ved														

#### GTIMR, Gesture Duration Register

	Addre	ss: 0x2	2F, R, (	default:	0x000	0											
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0 0 0 0 0 0 GTIMR														
4	Bit	Syn															
Ī	7:0	GT	IM	Gestu	re dura	tion tin	ner, fro	m toucl	n on to	touch o	off						
				T <sub>GEST</sub>	= GTIN	/IR*T <sub>sc.</sub>	<sub>AN,</sub> 0: r	o limit									

#### RAWST, Raw Key Status Register

Addre	ess: 0x	30, R,	default:	0x000	0										
15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
0	0	0	0	0	0	0	IDLST	0	0	S6	S5	S4	S3	S2	S1
Bit	Syn	nbol	Descri	ption											



5:0	S6	Touch status for sensor 6~1 respectively
	~	0: no touch
	S1	1: touch on
8	IDST	IDLE status
		0: normal scan status
		1: IDLE mode status

## KEYST, AKS Key Status Register

Addı	ess: 0	κ31, R,	default	: 0x000	00													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0 0 0 0 0 0 S6 S5 S4 S3 S2 S1 ption														
Bit	Syn	nbol	Descr	scription														
5:0	S	6	AKS k	S key status														
	-	-	0: no	touch d	etected	t												
	S	1	1: tou	ch dete	cted										•			

#### KISR, Key Interrupt Status Register

Addre	ess:0x3	2, R(cle	eared a	fter rea	d), defa	ault: (	000x0	0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	SBI	-	IS6	IS5	IS4	IS3	IS2	IS1	
Bit	Syn	Symbol Description														
5:0	IS6~1 Key interrupt status															
	0: no key interrupt															
			1: key	interru	pt											
6		-	Reser	ved. M	ust be	0		•				•	•			
7	SI	BI	Scan	Bounda	ary Inte	rrupt.	Set	every fra	me so	an fin	ishes, cl	eared by	/ I <sup>2</sup> C rea	ding		

## MOVCNTR, Slider Move Counter Register

Addre	ess: 0x3	35, R (d	cleared	after re	ead), de	efault: 0	x00		>									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0	0 0 0 MOVCNTR													
Bit	Syn	nbol	Descr	iption														
7:0	MOV	CNTR	Bit7 is	sign b	it, m <mark>ea</mark>	ns the s	slide di	rection.										
					slide da													

## KDATAn, Key Data Register

Address	s: 0x36~(	0x3B, F	₹, с	de <mark>faul</mark> t: (	000 <mark>0x</mark> 0	1										
15	14	13		12	11	10	9	8	7	6	5	4	3	2	1	0
	KDATAX															
Bit	Syr	mbol		Descri	ption											
15:0	KD	ATAx		Sx data	a (refer	to regi	ster MC	R(0x	IE))							

## DUM0, Reserved Register

Address	: 0x3C,	R/W, de	fault: 0x0	)FFF											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						DUN	<i>I</i> 0								
Bit	Syr	Symbol Description													
15:0	DU	JM0	Reserv	ved regi	ster, de	fault is	0x0FI	FF							

## DUM1, Reserved Register

Addres	s: 0x3D,	R/W, de	efault: 0x	(0000											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						DU	M1								
Bit	Bit Symbol Description														
15:0	ĎU	M1	Reserv	/ed regi	ster, def	ault is	0x00	00							



## **LED Control Register**

## LER1, LED Driver Enable Register

Address: (	0x50, R/	W, defa	ult: 0x00	000											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LE9	LE8	LE7	LE6	LE5	LE4	LE3	LE2	LE1
Bit	Syn	nbol	Descrip	•											
8:0	LE	Ξx	LEDx c	c output enable											
			0: disal	x output enable sable output											
			1: enab	enable output											
15:8/1:0	•	-	Reserv	ed, r	nust be	e 0									

## LCR, LED Effect Configuration Register

Addre	ess: 0x	52, R/	W, def	fault: (	0x008	0											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	SRMINI	LIR	MD	-	TIMD	LIE	FREQ	LOG	LIN		
Bit	Syn	nbol	Desc	criptio	n												
1:0	Log	/Lin	Log	/Linea	ır dimi	ning											
					mming												
					mming		og10										
					dimm												
2	FR	EQ			I Frequency Selection 4Hz												
			· · -	44Hz	2Hz												
				22Hz													
3	LI	E		22Hz  O Program interrupt enable. LED program controller can generate interrupt to inform													
						CU a	after lighting e	effect	is finis	shec	l.						
			0	isable													
- 4		40		<u>nable</u>													
5:4	TIN	ИD					le for LED pro	ogram	cont	rolle	r.						
					status												
							ange from 1 to										
					us is 1	cna	ange from 0 to	)									
7:6	LIR	MD				run	mode after i	otorr	nt roo	non	00						
7.0	LIK	טוטו					point can be					d and w	ait for DMI	אוום ר	IMD		
					in de		point can be	Ullal	ıy <del>c</del> u,	ριυζ	grann non	a anu w	ait ioi ixivil	J.INUIN	, טועוו		
							used in debu	ıa									
					ode (d			·9·									
8	SRN	ΛΙΝΙ				_	. Write 1 to in	itialize	all S	RAN	// data						

#### PMD, Program Mode Register

Addı	ress: 0x	53, R/\	N, defa	ault: 0	x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	PROGN	ИD
Bit	Sym	nbol	Desc	cription	1										
1:0	PRO	GMD			lode C										
					ogram										
						am a	ınd e	xecut	e, se	t PC poi	nt with SA	DDR an	d change	PROGM	ID to
				un pro	_										
46.0				un pro											
			11: u	ndefir	ed										

## RMD, Program Run Mode Register

Addı	ress: 0	x54, R	/W, de	fault: (	0000xC	)										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0 0 0 0 0 0 0 0 0 RUNMD											
Bit	Syn	nbol	Desc	riptior	1											
1:0	RUN	MD	SRA	M pro	gram r	un m	ode (	(CTR	SEL=	0)						



00: hold mode, program stop and hold PC point
01: step mode, execute the current program, PC point add 1 and set RUNMD to 00
10: run mode, program run from PC point
11: repeat mode, execute the current program, set PC point to 00

#### CTRSR, LED Control Source Register

Addr	ess: 0	x55, R	/W, de	efault:	0x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	SEL									
Bit	Syn	nbol	Desc	criptio	n										
8:0	CTR	SEL	LED	escription ED Control Source Selection for pin LEDx (x=1~9)											
				D Control Source Selection for pin LEDx (x=1~9)  LEDx controlled by SRAM program											
			1: LE	Dx co	ontrolled	l by l <sup>2</sup> 0	C inte	rface							

#### IMAX1~IMAX3 LEDx Maximum Output Current Register

Address:	0x57~0x	x59, R/V	V, defau	ılt: 0x000	00										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		IMAX4		0	IN.	MAX3		0		IMAX2		0		IMAX1	
0		8XAMI		0	IN.	/IAX7		0		IMAX6		0		IMAX5	5
				0000	000000	000								IMAX9	)
Bit	Sym	nbol	Descr	iption											
2:0	IMA	X1	LEDx	maximu	m outpu	ıt curr	ent s	etting	for 9	LED o	utput	, 3-bit	/ 8-st	ep, de	fault
6:4	IMA	X2	value	is 000.											
10:8	IMA	XX3	000:	0mA											
14:12	IMA	X4	001: 3	3.5mA											
2:0	IMA	X5	010: 7	'.0mA											
6:4	IMA	AX6	011: 1	0.5mA											
10:8	IMA	X7	100: 1	4.0mA											
14:2	IMA	AX8	101: 1	7.5mA											
2:0	IMA	X9	110: 2	1.0mA											
			111: 2	4.5mA											

## TIER, Touch Key Interrupt for LED Enable Register

Addr	ess: (	0x5C,	R/W	/, defa	ault: 0	x0000									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	TIE	0	0	GIE2	GIE1	KIE6	KIE5	KIE4	KIE3	KIE2	KIE1
Bit	Syn	nbol	Des	criptic	on										
5:0	KI	E6	Tou	ch ke	y i <mark>nte</mark> i	rupt ena	able								
		~	0: di	sable											
	KI	E1	1: eı	nable											
7:6	GI	E2,	Ges	ture ii	nterru	pt enabl	е								
	GI	E1 -	0: di	sable											
			1: ei	nable											
10	T	IE	Tap	interr	upt ei	nable									
			0: di	sable	:										
1			1: ei	nable											

## TIVEC, Touch Key Interrupt Vector Register

Add	ress: 0	x5D. R	/W, def	fault: 0	x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0 0 0 0 TIVEC											
Bit	Syn	nbol	Desc	cription											
7:0	TIV	ΈC		scription size interrupt vector, the entry address of SRAM LED lighting program. See SRAM controller response the touch interrupt, PC point jumps to the target											
												point j	umps t	o the	target
			addre	ess (TI\	/EC) at	once	and th	e begin	to exec	ute fro	m it.				

## LISR, LED Interrupt Status Register

Address: 0x5E, R(clear by reading), default: 0x0000	
---	--



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LIS
Bit	Syn	nbol	Desci	ription											
0	LI	S	exterr 0: no		U when			tus, EN code fin		nmand	can r	equest	interru	ipt to	report

## SADDR, Program Start Address Register

Addı	ress: 0	<5F, R/	W, defa	ault: 0x	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0 0 0 0 0 SADDR														
Bit	Syn	nbol	Descr	iption											
7:0	SAL	DR	SRAN	/l progr	am sta	rting ac	ddress								
			Progr	am sta	rt to rur	from :	SADDF	R when	PMD.F	PROGN	/ID=01.				

#### PCR, LED Program Control Point Register

Addı	ress: 0	x60, R	/W, de	fault: 0	x0000									>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				F	C			
Bit	Syn	nbol	Desc	ription											
7:0	P	С			ram Co										
								ny state							
			set th	ne PC	point w	hen b	its PF	ROGMD	is 00.lf	bit Pl	ROGM	D is ch	nanged	from 00	to 10,
			progr	am wil	l start f	rom cı	urrent	PC.							

## CMDR, LED Command Register

Addre	ess: 0x6	61, R/V	V, defa	ult: 0x0	0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							C	MD							
Bit	Sym	nbol	Desci	ription		7									
15:0	CN	/ID	Exter	nal Co	ntrol In	structi	on via	I <sup>2</sup> C inte	rface, o	nly ac	tive fo	r those I	LED wh	nich se	lect to
												<b>CTRSR</b>			
			The fo	ormat (	of exter	nal co	ntrol is	the sar	me as ir	nterna	I SRAI	M progra	am con	troller.	

#### RA/RB/RC/RD,LED Internal Program Register

Address	s: 0x62~0	x65, R,	de <mark>fau</mark> lt:	0x000	00										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0					RA			
0	0	0	0	0	0	0	0					RB			
0	0	0	0	0	0	0	0					RC			
0	0	0	0	0	0	0	0					RD			
Bit	Sym	bol	Descr	iption											
7:0	RA/RB/I	RC/RD	LED ir	nternal	progra	am re	gister,	can be	e read	via l <sup>2</sup>	C for	monito	ring.		

## R1~R8, LED Internal Data Register

Addr	ess: 0	x66~0	x6D, R	, defau	It: 0x00	000									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0					R1			
0															
0															
0	0	0	0	0	0	0	0					R4			
0	0	0	0	0	0	0	0					R5			
0	0	0	0	0	0	0	0					R6			
0	0	0	0	0	0	0	0					R7			
0	0	0	0	0	0	0	0		•		•	R8	•		
Bit	Syn	nbol	Desc	ription	•	•					•		•		·



7:0	R1~R8	LED internal data register, can be read via I <sup>2</sup> C

## GRP, LED Group Operation Register

Addr	ess: 0	κ6Ε, R,	, defau	lt: 0x0(	000												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0 0 0 0 GRPSEL													
Bit	Syn	nbol	Desc	Scription GRPSEL													
4:2	GRF	SEL	LEDx	group	definit	ion, u	sed fo	r group c	control fo	or multip	le LE	)					
			Wher	n the L	ED ins	tructio	n chai	nnel code	e is 0x1E	Ξ, it is a	ctive fo	or all ch	nannels	s specifi	ed by		
			bits G	RPSE	L[8:0].												
			0: LE	Dx is e	exclude	ed											
			1: LE	Dx is i	nclude	d in gr	oup co	ontrol.							Y / C		

## WADDR, LED Program Loading Address Register

Addı	ress: 0:	x7E, R	/W, de	fault: 0	x0000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				AD	DR			
Bit	Symb	ool	Desc	ription											
7:0	AD	DR	LED	progra	m loadi	ng ad	dress								

## WDATA, LED Program Loading Data Register

Addre	ess: 0x7	7F, R/V	V, defai	ult: 0x0	000										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CC	DDE							
Bit	Syn	nbol	Desci	ription											
15:0	CO	DE	16bit	LED pi	rogram	instruc	ction co	ode							


## WPR, Writing Protection Register

Addre	ess: 0x7	7D, R/\	N, defa	ult: 0x5	500										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			WF	PW				0	0	0	0	0	0	0	0
Bit	Syn	nbol	Descri	iption											
15:8	WF	PW					bit.Whe								
			allowe	d to b	e writte	en via	I <sup>2</sup> C inte	erface.	When	WPW	is not	55H,	the all	config	uration
			registe	ers exc	ept for	registe	r WPR	canno	t be wri	itten.					

## TAPE AND REEL INFORMATION


# **REEL DIMENSIONS** 0 D1 D0

#### TAPE DIMENSIONS



- A0: Dimension designed to accommodate the component width B0: Dimension designed to accommodate the component length K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
  P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D0: Reel width
- D1: Reel diameter


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### All dimensions are nominal

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1
(mm)	Quadrant								
330	16.4	6.8	8.3	1.35	2	8	4	16	


## **PACKAGE DESCRIPTION**



0.09~0.2

All Dimensions Are In Millimeters

## **RECOMMENDED LAND PATTERN**



#### LAND PATTERNN EXAMPLE



NON SOLDER MASK DEFINED

SOLDER MASK DEFINED

SOLDER MASK DETAILS

Unit: mm

## **REVISION HISTORY**

Version	Date	Change Record
V1.0	Nov. 2017	Officially released



#### **DISCLAIMER**

All the trademarks mentioned in the document are the property of their owners.

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>AWINIC(艾为)