1.5A Ultra-small Load Switch with Slew Rate Control

Features

- Integrated P-channel MOSFET load switch
- Input voltage: 1.2V to 5.5V
- 1.5A maximum continuous switch current
- Switch on-resistance(typ.):

Rdson=61mΩ at VIN=5.5V

Rdson=68mΩ at VIN=4.2V

Rdson=77mΩ at VIN=3.3V

Rdson= $91m\Omega$ at VIN=2.5V

Rdson=121m Ω at VIN=1.8V

Rdson=211mΩ at VIN=1.2V

- Controlled slew rate to limit inrush currents
- Ultra low shutdown current
- Internal EN pull-down resistor
- Quick Output Discharge(QOD) for AW35124/ AW35124A
- Full time Reverse Current Protection (RCP) for AW35127
- WLCSP 0.775mm×0.775mm-4B package

Applications

Smartphones and Tablets

Portable Devices

Wearables

General Description

The AW3512X family load switch integrates a $77m\Omega$ (typ.) P-channel MOSFET, which can operate over a wide input range of 1.2V to 5.5V. The AW3512X features output slew rate control, limiting inrush currents during turn-on to protect downstream devices.

In addition, AW35124/AW35124A have QOD function which can prevent the output from floating when the switch is disabled.

There is a Reverse Current Protection(RCP) function for AW35127 when V_{OUT} is 60mV(typ.) greater than V_{IN} , which can prevent the current to flowing through the P-FET or the body diode. There is no output discharge resistor for AW35127.

Typical Application Circuit






Figure 1 Typical Application Circuit of AW3512X

Pin Configuration And Top Mark

AW35124/AW35124A/AW35127 (Top View)



AW35124/AW35124A/AW35127 Marking (Top View)



X - H: AW35124CSR/AW35124ACSR 0: AW35127CSR

Y: Production Tracing Code

Figure 2 Pin Configuration and Top Mark

Pin Definition

Pin	Name	Description			
A1	OUT	Switch output			
A2	IN	Switch input and power supply			
B1	GND	Device ground			
B2	EN	Switch control input, active high, internal 12.4MΩ pull down resistor.			

Device Comparison Table

Device	EN Pin Activity	QOD	RCP	t _R	ton	t _{EN}
AW35124CSR	Active High	Y	N	1158us	1453us	860us
AW35124ACSR	Active High	Y	N	95us	120us	77us
AW35127CSR	Active High	N	Y	1158us	1453us	860us



Functional Block Diagram




Figure 3 Functional Block Diagram

Typical Application Circuits




Figure 4 Typical Application Circuit of AW3512X



Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW35124CSR	-40°C∼85°C	WLCSP 0.775mm×0.775	Н	MSL1	ROHS+HF	3000 units/
7W0012400K	40 C 00 C	mm-4B		WOL	1101101111	Tape and Reel
AW35124ACS	40% 05%	WLCSP	1.1	MCI 4	DOLIG . LIF	3000 units/
R	-40°C∼85°C	0.775mm×0.775 mm-4B	Н	MSL1	ROHS+HF	Tape and Reel
AVA254.07.00D	40% 05%	WLCSP	0	MCL 4	DOME THE	3000 units/
AW35127CSR	-40°C∼85°C	0.775mm×0.775 mm-4B	0	MSL1	ROHS+HF	Tape and Reel

Absolute Maximum Ratings(NOTE1)

PARAMETER	RANGE			
Supply Voltage Rai	nge Vın	-0.3V to 6V		
Enable Voltage Range	EN	-0.3V to 6V		
Output Voltage Range	OUT	-0.3V to 6V		
Maximum Continuous Switch Curre	ent for VIN ≥ 2V ^(NOTE 2)	1.5A		
Maximum Peak Switch Current for	or VIN $\geq 2.5V^{(NOTE 3)}$	2A		
Junction-to-ambient Thermal R	esistance θ _{JA} (NOTE 4)	111°C/W		
Operating Free-air Tempe	erature Range	-40°C to 85°C		
P _D (Power Dissipation)	at T _A =25°C	1.1W		
Maximum Junction Temp	erature T _{JMAX}	150°C		
Storage Temperatu	re T _{STG}	-65°C to 150°C		
Lead Temperature (Soldering	ng 10 Seconds)	260°C		
	ESD			
HBM (Human Body Mo	odel) (NOTE 5)	±2kV		
CDM(Charged Device N	±1.5kV			
Latch-Up (NOTE	+IT : 200mA			
Later-op		-IT:-200mA		

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: Limited by thermal design.

NOTE3: Limited by thermal design, and tested in 10ms width pulse current.

NOTE4: Thermal resistance from junction to ambient is highly dependent on PCB layout.

NOTE5: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test

method: ESDA/JEDEC JS-001-2017.

NOTE6: All pins. Test Condition: ESDA/JEDEC JS-002-2018.

NOTE7: Test Condition: JESD78E.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIN	Input Voltage	1.2		5.5	V
V _{EN}	EN Voltage	0		5.5	V
V _{OUT}	Output Voltage	0		V _{IN}	V
Cin	Input capacitance	0.1	1		μF
Соит	Output load capacitance	0.1	1		μF

Electrical Characteristics

 T_A = 25°C unless otherwise noted. Typical values are guaranteed for V_{IN} = 3.3V, C_{IN} = 1 μ F, I_{IN} ≤ 1.5A and T_A = 25°C.

PARAMETER		1	MIN	TYP	MAX	UNIT	
INPUT (CURRENTS						
			V _{IN} =V _{EN} =3.3V,I _{OUT} =0A, T _A =25°C		2	70	nA
		AW35124	V _{IN} =V _{EN} =3.3V,I _{OUT} =0A, T _A =85°C		4		nA
		/35124A	V _{IN} =V _{EN} =5.5V,I _{OUT} =0A, T _A =25°C		5	90	nA
ΙQ	Input quiescent		V _{IN} =V _{EN} =5.5V,l _{OUT} =0A, T _A =85°C		9		nA
IQ	current		Vin=Ven=3.3V,lout=0A, Ta =25°C		530	1000	nA
		AW35127	Vin=Ven=3.3V,Iout=0A, Ta =85°C		640		nA
		AVV 35121	V _{IN} =V _{EN} =5.5V,I _{OUT} =0A, T _A =25°C		930	2000	nA
			Vin=Ven=5.5V,lout=0A, Ta =85°C		1110		nA
		AW35124 /35124A	V _{IN} =1.2V, V _{EN} =0V, T _A =25°C		3	18	nA
			V _{IN} =1.8V, V _{EN} =0V, T _A =25°C		5	20	nA
			V _{IN} =3.3V, V _{EN} =0V, T _A =25°C		7	45	nA
			V _{IN} =3.3 <mark>V</mark> , V _{EN} =0V, T _A =85°C		435		nA
			V _{IN} =4.5V, V _{EN} =0V, T _A =25°C		10	65	nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =25°C		21	95	nA
1	Shutdown		V _{IN} =5.5V, V _{EN} =0V, T _A =85°C		675		nA
I _{SD}	current from IN to GND		V _{IN} =1.2V, V _{EN} =0V, T _A =25°C		126		nA
			V _{IN} =1.8V, V _{EN} =0V, T _A =25°C		159		nA
			VIN=3.3V, VEN=0V, TA=25°C		340	900	nA
0		AW35127	VIN=3.3V, VEN=0V, TA=85°C		750		nA
			V _{IN} =4.5V, V _{EN} =0V, T _A =25°C		471		nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =25°C		570	1500	nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =85°C		1150		nA
I _{LEAKEN}	EN pin leakage current		V _{IN} =0V, V _{EN} =5.5V			1000	nA
R _{EN}	EN pin pull down resistor		V _{IN} =5V, V _{EN} =5.0V		12.4		МΩ

Electrical Characteristics (continued)

 T_A = 25°C unless otherwise noted. Typical values are guaranteed for V_{IN} = 3.3V, C_{IN} = 1 μ F, I_{IN} ≤ 1.5A and T_A = 25°C.

F	ARAMETER	TEST	TEST CONDITION				UNIT
POWER	SWITCH						
		VIN=5.5V, VEN=high, IOUT=0.2A, TA=25°C			61	70	
5	Internal switch	V _{IN} =3.3V, V _{EN} =hi		77	89		
R _{dson}	MOSFET on-state resistance	V _{IN} =1.8V, V _{EN} =hi	igh, I _{OUT} =0.2A, T _A =25°C		121	139	mΩ
		V _{IN} =1.2V, V _{EN} =hi	igh, I _{OUT} =0.2A, T _A =25°C		211	243	
R _{DIS}	Output discharge resistance(for AW 35124/35124A)		EN=low, TA=25°C , Sinking 2mA		80	100	Ω
	O to tribution		AW35124/AW35127		1158		
t R	Output rise time		AW35124A		95		
4	Switch turn on	V _{IN} =3.3V, C _{OUT} =1μF,	AW35124/AW35127		1453		
ton	time	R _{OUT} =30Ω	AW35124A		120		
t _{EN}	Enable time		AW35124/AW35127		860		μs
CLIV	2110010 11110		AW35124A		77		
t _F	Output fall time						
toff	Switch turn off time	V _{IN} =3.3V, C ₀	ο <mark>υτ</mark> =1μF, Rουτ=30Ω		17		
V _{IH}	EN input high threshold level			1.2			V
VIL	EN input low threshold level					0.4	V
REVER	SE CURRENT PROT	ECTION (RCP ON	NLY FOR AW35127CSR)				
V _{REV}	Reverse current voltage threshold	V _{IN} =3.3V, C _{OUT} =1μF			60		mV
V _{REV_H}	Reverse current voltage hysteresis	V _{IN} =3.		36		mV	
I _{REV_AC}	Reverse activation current	V _{IN} =3.3V, C ₀		0.8		А	
I _{REV_PR}	Reverse protection current	Vоит	- VIN > VREV		0.2		uA



Timing Diagram





Figure 5 AW3512X Timing Diagram

Typical Characteristics


Ambient temperature is 25°C, $C_{IN} = C_{OUT} = 1 \mu F$, unless otherwise noted.





Typical Characteristics (continued)


Ambient temperature is 25°C, $C_{IN} = C_{OUT} = 1 \mu F$, unless otherwise noted.





Typical Characteristics (continued)

Ambient temperature is 25°C, $C_{IN} = C_{OUT} = 1 \mu F$, unless otherwise noted.



Detailed Functional Description

The AW3512X integrates a high side P channel MOSFET, and provide a low on-resistance for a low voltage drop across the device. A controlled slew rate is used in applications to limit the inrush current. The part can be turned on, with a supply voltage from 1.2V to 5.5V.

Turn On/Off Control

Enable pin is an active high port. The device is opened when EN pin is tied low (disable) or pulled down by internal $12.4M\Omega$ resistor, forcing PMOS switch off. The IN/OUT path is activated with a minimum of Vin of 1.2V and EN forced to high level.

Table 1. Functional Table

EN	IN to OUT	OUT to GND
Low	OFF	ON
High	ON	OFF

Slew Rate Control

When the switch is enabled, the device regulates the gate voltage of MOSFET, and controls the V_{OUT} slew rate during t_R to avoid a large input inrush current. The feature reduces the interference to the power supply.

Quick Output Discharge

The AW35124/AW35124A include the Quick Output Discharge (QOD) feature, in order to discharge the application capacitor connected on OUT pin. When EN pin is set to low level (disable state), a discharge resistance with a typical value of 80Ω is connected between the output and ground, pull down the output and prevent it from floating when the device is disabled.

Full-Time Reverse Current Protection

The AW35127 includes the Reverse Current Protection(RCP) function, which can prevent the current to flowing through the P-FET or the body diode when V_{OUT} greater than V_{IN}. Whatever the switch is on or off, the AW35127 always has this function. When V_{OUT}-V_{IN} greater than V_{REV}, the internal comparator quickly turns off the switch, in order to prevent large reverse current from V_{OUT} to V_{IN}. The switch will return to normal operation once the reverse voltage scenario disappeared.

The IREV_ACT parameter in the Figure 24 can be calculated by the following formula

$$I_{REV_ACT} = \frac{V_{REV}}{R_{dson}}$$




Figure 24 Reverse Current Test

PCB Layout Consideration

The AW3512X is low ON-Resistance load switch, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

- 1. All the peripherals should be placed as close to the device as possible. Place the input capacitor C_{IN} on the top layer (same layer as the AW3512X) and close to IN pin, and place the output capacitor C_{OUT} on the top layer (same layer as the AW3512X) and close to OUT pin.
- 2. The AW3512X integrates an up to 1.5A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R\theta_{JA}$ of the package can be decreased, allowing higher power dissipation. Red bold paths in Figure 25 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
- 3. Use rounded corners on the power trace from the power supply connector to AW3512X to decrease EMI coupling.






Figure 25 PCB layout example


Tape And Reel Information





- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter
- D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




DIMENSIONS AND PIN1 ORIENTATION

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
179.00	9.00	0.85	0.85	0.59	2.00	4.00	4.00	8.00	Q1


All dimensions are nominal




Package Description



Top View






Bottom View

Unit: mm



Land Pattern Data





Unit: mm

Revision History

Version	n Date Change Record				
V1.0	.0 September 2019 Datasheet V1.0 Released				
V1.1	October 2019	 Add the P_D (Power Dissipation) Parameter (P4) Modify the Tape And Reel Information, Increase the Number of Decimal Points Add the Information of AW35124A/AW35127 			
V1.2	June 2020	Modify the ordinate title of Figure 12 Delete the ordinate title of Figure 18 Modify the description (P12)			

Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.

单击下面可查看定价,库存,交付和生命周期等信息

>>AWINIC(艾为)