

BCT4480

USB Type-C Analog Audio Switch with Protection Function

GENERAL DESCRIPTION

BCT4480 is a high performance USB Type-C port multimedia switch which supports analog audio headsets. BCT4480 allows the sharing of a common USB Type-C port to pass USB2.0 signal, analog audio, sideband us e wires and analog microphone signal. BCT4480 also supports high voltage on SBU port and USB port on USB Type-C receptacle side.

The BCT4480 is available in Green 25–Ball WLCSP Package (2.235 mm x 2.275 mm) packages. It operates over an ambient temperature range of -40°C to +85°C.

FEATURES

- Power Supply: 2.7 V to 5.5 V
- USB High Speed (480 Mbps) Switch: SDD21 –3dB bandwidth: 950 MHz 3 Ω RON Typical
- Audio Switch Negative Rail Capability: -3 V to +3 V THD+N = -110 dB; 1 VRMS, f = 20 Hz ~ 20 kHz, 32 Ω Load 1ΩRON Typical
- High Voltage Protection
 20 V DC Tolerance on Connector Side Pins
 Over Voltage Protection: VTH = 5 V (Typ)
- OMTP and CTIA Pinout Support
- Support Audio Sense Path
- 25-Ball WLCSP Package (2.235 mm x 2.275 mm)

APPLICATIONS

- Mobile Phone,
- Tablet,
- Notebook PC,
- Media Player

ORDERING INFORMATION

Order Number	Package Type	Temperature Range	Marking	QTY/Reel
		-40°C to 185°C	4480	2000
BC14480EWA-IR	WLC3F-25L	-40 C 10 +65 C	XXXXX	3000

Note: "XXXXX" in Marking will be appeared as the batch code.

REV1.1 www.broadchip.com



TYPICAL APPLICATION CIRCUIT



PIN CONFIGURATION(Top View)



REV1.1 www.broadchip.com



PIN DESCRIPTION

No.	Pin	Name	Description
1	A5	VCC	Power Supply (2.7 to 5.5 V)
2	B5	GND	Chip ground
3	D5	DP_R	USB/Audio Common Connector
4	D4	DN_L	USB/Audio Common Connector
5	E5	DP	USB Data (Differential +)
6	E4	DN	USB Data (Differential –)
7	C5	R	Audio – Right Channel
8	C4	L	Audio – Left Channel
9	A3	SBU1	Sideband use wire 1
10	A2	SBU2	Sideband use wire 2
11	C1	MIC	Microphone signal
12	B2	AGND	Audio signal ground
13	B3	AGND	Audio signal ground
14	E2	SENSE	Audio ground reference output
15	C3	INT	I ² C Interrupt output, active low (open drain)
16	D2	CC_IN	Audio accessory attachment detection input
17	D1	GSBU1	Audio sense path 1 to headset jack GND
18	E1	GSBU2	Audio sense path 2 to headset jack GND
19	C2	DET	Push-pull output. When CC_IN > 1.5 V, DET is low and CC_IN < 1.2 V, DET is high
20	D3	SCL	I ² C clock
21	E3	SDA	I ² C data
22	B1	SBU2_H	Host Side Sideband Use Wire 2
23	A1	SBU1_H	Host Side Sideband Use Wire 1
24	A4	ENN	Chip Enable, active low, internal pull-down by 470 k Ω
25	B4	ADDR	I ² C slave address pin



ABSOLUTE MAXIMUM RATINGS

Symbol	Parar	neter	Min.	Max.	Unit
VCC	Supply Voltage from VCC		-0.5	6.5	V
VCC_IN	VCC_IN, to GND		-0.5	20	V
Vsw_c	VDP_R to GND, VDN_L to GND		-3.5	20	V
VSW_USB	VDP to GND, VDN to GND		-0.5	6.5	V
VSW_Audio	VL to GND, VR to GND		-3.6	6.5	V
VV_SBU/GSBU	VSBU1 to GND, VSBU2 to GND, VGSBU1 to	VSBU1 to GND, VSBU2 to GND, VGSBU1 to GND, VGSBU1 to GND		20	V
VVSBU_H	VSBU1_H to GND, VSBU2_H to GND		-0.5	6.5	V
VI/O	SENSE, MIC, DET, INT, to GND		-0.5	6.5	V
VCNTRL	Control Input Voltage	SDA, SCL, ENN, ADDR	-0.5	6.5	V
ISW_Audio	Switch I/O Current, Audio Path		-250	250	mA
ISW_USB	Switch I/O Current, USB Path		-	100	mA
ISW_MIC	Switch I/O Current, MIC to SBU1 or SBU2		_	50	mA
ISW_SBU	Switch I/O Current, SBUx to SBUx_H		-	50	mA
ISW_SENSE	Switch I/O Current, SENSE to GSBU1 or GS	BU2	-	100	mA
ISW_AGND	Switch I/O Current, AGND to SBU1 or SBU2		-	500	mA
Iк	DC Input Diode Current		-50	-	mA
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	Connector side and power pins: VCC, SBU1, SBU2, DP_R, DN_L, GSBU1, GSBU2, CC_IN	4	-	kV
ESD	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	Host side pins: the rest pins	2	-	kV
ESD	Charged Device Model, JEDEC: JESD22-C ²	101	1	-	kV
TA	Absolute Maximum Operating Temperature		-40	85	□ C
TSTG	Storage Temperature		-65	150	□ C

CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. Broadchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Broadchip reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact Broadchip sales office to get the latest datasheet.



RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit		
POWER							
VCC	Supply Voltage	2.7	-	5.5	V		
USB SWITCH							
VSW_USB	VDP to GND, VDN to GND, VDP_R to GND, VDN_L to GND	0	-	3.6	V		
AUDIO SWITCH	1						
VSW_Audio	VDP_R to GND, VDN_L to GND, VL to GND, VR to GND	-3.6	-	3.6	V		
MIC SWITCH							
VVSBU_MIC	VSBU1 to GND, VSBU2 to GND, VMIC to GND	0	-	3.6	V		
SENSE SWITC	SENSE SWITCH						
VVGSBU_SE	VGSBU1 to GND, VGSBU2 to GND, VSENSE to GND	0	-	3.6	V		
Ν							
SBU TO SBUX	H SWITCH						
VVGSBU	VSBU1 to GND, VSBU2 to GND, VSBU1_H to GND, VSBU2_H	0	-	3.6	V		
	to GND						
CC_IN PIN							
V _{CC} _IN	VCC_IN, to GND	0	I	5.5	V		
CONTROL VOL	TAGE (ENN/SDA/SCL)						
VIH	Input Voltage High	1.3	-	VCC	V		
VIL	Input Voltage Low	-	-	0.5	V		
OPERATING TE	EMPERATURE						
ТА	Ambient Operating Temperature	-40	25	+85	□ C		

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses

beyond the Recommended Operating Ranges limits may affect device reliability.



ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{CC} (Typ.) = 3.3 \text{ V}, T_A = -40 \square \text{ C to } 85 \square \text{ C}, \text{ and } T_A (Typ.) = 25 \square \text{ C}, \text{ unless otherwise specified.})$

Symbol	Parameter	Condition	Power	Min.	Тур.	Max.	Unit
I _{CC}	Supply Current	USB switches on, SBUx to SBUx_H switches on		-	-	65	μA
		Audio switches on, MIC switch on and Audio GND switch on	V _{CC} : 2.7 V to 5.5 V	-	-	60	μA
I _{CCZ}	Quiescent Current	ENN = L, 04H'b7 = 0		-	-	5	μA
USB/AUDIO	COMMON PINS: DP/R, DN_L						
I _{OZ}	Off Leakage Current of DP_R and DN_L	DN_L, DP_R = −3 V to 3.6 V	V _{CC} : 2.7 V to 5.5 V	-3.0	_	3.0	μA
I _{OFF}	Power-Off Leakage Current of DP_R and DN_L	DN_L, DP_R = 0 V to 3.6 V	Power off	-3.0	-	3.0	μA
V _{OV_TRIP}	Input OVP Lockout	Rising edge		4.5	5	5.3	V
V _{OV_HYS}	Input OVP Hysteresis		V _{CC} : 2.7 V to 5.5 V	-	0.3	-	V
AUDIO SWIT	СН						
I _{ON}	On Leakage Current of Audio Switch	DN_L, DP_R = −3 V to 3.0 V, DP, DN, R, L = Float	V _{CC} : 2.7 V to 5.5 V	-2.5	-	2.5	μA
I _{OFF}	Power-Off Leakage Current of L and R	L, R = 0 V to 3 V; DP_R, DN_L = Float	Power off	-1.0	_	1.0	μA
R _{ON_AUDIO}	Audio Switch On Resistance	I_{SW} = 100 mA, V_{SW} = -3 V to 3 V		-	1.0	2.1	Ω
R _{SHUNT}	Pull Down Resistor on R/L Pin when Audio Switch is Off	L=R=3 V	V _{CC} : 2.7 V to 5.5 V	6	10	14	kΩ
USB SWITCH	4						
I _{ON}	On Leakage Current of USB Switch	DN_L, DP_R = 0 V to 3.6 V, DP, DN, R, L = Float	Vcc: 2.7 V to 5.5 V	-3.0	-	3.0	μA

	Switch	DP, DN , R , $L = Float$					
I _{OZ}	Off Leakage Current of DP and DN	DN, DP = 0 V to 3.6 V	V((), 2.7 V (0 3.3 V	-3.0	Ι	3.0	μA
I _{OFF}	Power-Off Leakage Current of DP and DN	DN, DP = 0 V to 3.6 V	Power off	-3.0	-	3.0	μA
R _{ON_USB}	USB Switch On Resistance	I _{SW} = 8 mA, V _{SW} = 0.4 V	V _{CC} : 2.7 V to 5.5 V	-	3.0	5.2	Ω



SENSE SWITCH

I _{ON}	Sense Path Leakage Current	GSBUx = 0 V to 1 V, SENSE is floating	V _{CC} : 2.7 V to 5.5 V	-2.0	-	2.0	μΑ
R _{ON_SENSE}	SENSE Switch On Resistance	Isw = 100 mA, Vsw =1V		0.30	0.45	0.60	Ω
I _{OZ}	Off Leakage Current of SENSE	Sense = 0 V to 1.0 V		-2.0	-	2.0	μA
		GSBUx = 0 V to 1.0 V	VCC: 2.7 V to 5.5 V	-2.0	-	2.0	μΑ
	Off Leakage Current of GSBUX	GSBUx = 1 V to 3.6V	-3.0	-	3.0		
I _{OFF}	Power-Off Leakage Current of SENSE	Sense = 0 V to 1.0 V	Power off	-2.0	-	2.0	μA
	Power-Off Leakage Current of GSBUx	GSBUx = 0 V to 3.6V		-3.0	-	3.0	
V _{OV_TRIP}	Input OVP Lockout on GSBUx	Rising edge	V _{CC} : 2.7 V to 5.5 V	4.5	5	5.3	V
V _{OV_HYS}	Input OVP Hysteresis of GSBUx			-	0.3	-	V

SBUX PINS

I _{OZ}	Off Leakage Current of SBUx	SBUx = 0 V to 3.6 V	V _{CC} : 2.7 V to 5.5 V	-3.0	-	3.0	μA
I _{OFF}	Power-Off Leakage Current Port SBUx	SBUx = 0 V to 3.6 V	Power off	-3.0	-	3.0	μA
V _{OV_TRIP}	Input OVP Lockout	Rising edge		4.5	5	5.3	V
V _{OV_HYS}	Input OVP Hysteresis		V _{CC} : 2.7 V to 5.5 V	_	0.3	_	V

MIC SWITCH

I _{ON}	On Leakage Current of MIC Switch	SBUx = 0 V to 3.6 V, MIC is floating	V _{CC} : 2.7 V to 5.5 V	-3.0	-	3.0	μA
I _{OZ}	Off Leakage Current of MIC	MIC = 0 V to 3.6 V		-1.0	-	1.0	μA
I _{OFF}	Power Off Leakage Current of MIC	MIC = 0 V to 3.6 V	Power off	-1.0	-	1.0	μA
R _{ON_MIC}	MIC Switch On Resistance	Isw = 30 mA, Vsw = 3.6 V	V _{CC} : 2.7 V to 5.5 V	1.7	3.0	3.9	Ω



SBUX_H SWITCH

I _{ON}	On Leakage Current of SBUx_H Switch	SBUx = 0 V to 3.6 V, SBUx_H is floating	V _{CC} : 2.7 V to 5.5 V	-3.0	Ι	3.0	μA
I _{OZ}	Off Leakage of SBUx_H	SBUx_H =0 V to 3.6 V		-1	Ι	1	μA
IOFF	Power Off Leakage Current of SBUx_H	SBUx_H = 0 V to 3.6 V	Power off	-1.0	-	1.0	μA
R _{ON_SBU}	SBUx_H Switch On Resistance	Isw = 30 mA, V _{SW} = 0 V to 3.6 V	V _{CC} : 2.7 V to 5.5 V	1.5	3.0	3.5	Ω

AUDIO GROUND SWITCH: PIN: AGND TO SBUX

R _{ON_AGND} AGND Switch On Resistance I _{SOURCE} = 100 mA on SBUx V _C	V _{CC} : 2.7 V to 5.5 V 3	30 50	90	mΩ
--	------------------------------------	-------	----	----

CC_IN PIN

V _{TH_L}	Input Low Threshold			-	1.2	Ι	V
V _{TH_H}	Input High Threshold		V _{CC} : 2.7 V to 5.5 V	-	1.5	-	V
I _{IN}	Input Leakage of CC_IN	CC_IN = 0 V to 5.5 V		-	I	1.0	μA

INT, DET PINS

V _{OH}	Output High for DET	lo = −2 mA		1.5	1.8	2	V
V _{OL}	Output Low for DET and INT	lo = 2 mA	V _{CC} : 2.7 V to 5.5 V	-	Ι	0.4	V

ADDR PIN

V _{IH}	Input voltage High			1.3	I	_	V
V _{IL}	Input voltage Low		V _{CC} : 2.7 V to 5.5 V	_	I	0.45	V
I _{IN}	Control Input Leakage	ADDR = 0 V to V _{CC}		-1	-	1	μA

ENN PIN

V _{IH}	Input Voltage High		1.3	I	I	V
V _{IL}	Input Voltage Low	V _{CC} : 2.7 V to 5.5 V	I	I	0.45	V
R _{PD}	Internal Pull Down Resistor		-	470	-	kΩ



SDA, SCL PINS

V _{ILI2C}	Low-Level Input Voltage			-	Ι	0.4	V
V _{IHI2C}	High-Level Input Voltage			1.2	Ι	Ι	V
I _{I2C}	Input Current of SDA and SCL Pins	SCL/SDA = 0 V to 3.6 V	V _{CC} : 2.7 V to 5.5 V	-2	-	2	μA
V _{OLSDA}	Low-Level Output Voltage	I _{OL} =2 mA		-	Ι	0.3	V
I _{OLSDA}	Low-Level Output Current	V _{OLSDA} = 0.2 V		10	-	-	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted.

Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{CC} (Typ.) = 3.3 \text{ V}, T_A = -40 \square \text{ C to } 85 \square \text{ C}, \text{ and } T_A (Typ.) = 25 \square \text{ C}, \text{ unless otherwise specified.})$

Symbol	Parameter	Condition	Power	Min.	Тур.	Max.	Unit
AUDIO SWITCI	4						
t _{delay}	Audio Switch Turn On Delay Time	$DP_R = DN_L = 1 V,$ $R_L = 32 \Omega$	V _{CC} = 3.3 V	-	65	-	μs
t _{rise}	Audio Switch Turn On Rising Time (Note 1)	DP_R = DN_L = 1 V, R _L = 32 Ω		-	240	-	μs
tOFF	Audio Switch Turn Off Time	DP_R = DN_L = 1 V, R _L = 32 Ω		_	15	_	μs
X _{TALK}	Cross Talk (Adjacent)	f = 1 kHz, R _L = 50 Ω, V _{SW} = 1 V _{RMS}		-	-100	-	dB
BW	-3 dB Bandwidth	$R_L = 50 \ \Omega$		-	600	-	MHz
O _{IRR}	Off Isolation	F = 1 kHz, RL = 50 Ω, CL = 0 pF, Vsw = 1 Vrms		-	-100	-	dB
THD+N		R_L = 600 Ω, f = 20 Hz~20 kHz, V _{SW} = 2 V _{RMS}		-	-110	-	dB
	Total Harmonic Distortion + Noise Performance with A-weighting Filter	R _L = 32 Ω, f = 20 Hz~20 kHz, V _{SW} = 1 V _{RMS}		-	-110	-	dB
		R_L = 16 Ω, f = 20 Hz~20 kHz, V _{SW} = 0.5 V _{RMS}		-	-108	-	dB

USB SWITCH

t _{ON}	USB Switch Turn-on Time	$DP_R = DN_L = 1.5 V,$ $R_L = 50 \Omega$	V _{CC} = 3.3 V	_	60	_	μs
toff	USB Switch Turn -off Time	$DP_R = DN_L = 1.5 V,$ $R_L = 50 \Omega$		-	15	-	μs
BW	-3 dB Bandwidth	B: - 50 O		-	850	1	MHz
	SDD ₂₁ -3 dB Bandwidth	$R_{L} = 50.22$		I	950	I	
O _{IRR}	Off Isolation between DP, DN and Com- mon Node Pins	f = 1 kHz, RL = 50 Ω, CL = 0 pF, Vsw = 1 Vrms		-	-100	-	dB
t _{OVP}	DP_R and DN_L pins OVP Response Time	Vsw = 3.5 V to 5.5 V		_	1	1.5	μs

REV1.1 www.broadchip.com



MIC/AUDIO GROUND SWITCH

t _{delay_MIC}	MIC Switch Turn On Delay Time		V _{CC} = 3.3 V	I	100	-	μs
t _{rise_MIC}	MIC Switch Turn On Rising Time	SBUx = 1 V, R_L = 50 Ω		-	250	-	
	(Note 1)						
t _{delay_} AGND	AGND Switch Turn On Time		V _{CC} = 3.3 V	I	100	Ι	μs
t _{rise_} AGND	AGND Switch Turn On Rising Time (Note 1)	SBUX pulled up to 0.5 V by 16 Ω , AGND connect to GND		-	1500	-	
tOFF_MIC	MIC Switch Turn Off Time	SBUx = 2.5 V, R_L = 50 Ω		-	15	Ι	
tOFF_Audio GND	AGND Switch Turn Off Time	SBUx: Isource = 10 mA, clamp to 2.5 V		-	15	-	
BW	MIC Switch Bandwidth	$R_L = 50 \Omega$		-	50	-	MHz

SBUX_H SWITCH

t _{ON}	SBUx_H Switch Turn On Time	SBUx = 2.5 V, R _L = 50 Ω	V _{CC} = 3.3 V	Ι	35	I	μs
toff	SBUx_H Switch Turn Off Time			Ι	15	I	
BW	Bandwidth	$R_L = 50 \Omega$		_	50		MHz
t _{OVP}	SBUx Pins OVP Response Time	Vsw = 3.5 V to 5.5 V		_	0.5	1	μs

SENSE SWITCH

t _{delay}	Sense Switch Turn On Delay Time	GSBUx = 1 V, R_L = 50 Ω	V _{CC} = 3.3 V	-	65	Ι	μs
t _{rise}	Sense Switch Turn On Rising Time (Note 1)			I	260	-	μs
toff	Sense Switch Turn Off Time			-	15	Ι	μs
t _{OVP}	GSBUx Pins OVP Response Time	V _{SW} : 3.5 V to 5.5 V		1	0.7	1.5	μs
BW	Bandwidth	R _L = 50 Ω		-	150	-	MHz

DET DELAY

t _{DELAY_DET}		Transition from 0 to 1.8 V	V _{CC} = 3.3 V	I	1	Ι	μs
	DET Response Delay	Transition from 1.8 to 0 V		-	5	-	

1. Turn on timing can be controlled by I²C register.



I²C SPECIFICATION

 $(V_{CC} = 2.7 \text{ V to } 5.5, V_{CC} \text{ (Typ.)} = 3.3 \text{ V}, T_A = -40 \square \text{ C to } 85 \square \text{ C}. T_A \text{ (Typ.)} = 25 \square \text{ C}, \text{ unless otherwise specified)}$

	Parameter Image: Parameter SGL I ² C_SCL Clock Frequency Image: Parameter SGL I ² C_SCL Clock Frequency Image: Parameter INSTA Hold Time (Repeated) START Condition Image: Parameter OW Low Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH High Period of I ² C_SCL Clock Image: Parameter IIGH Data Hold Time (Note 2) Image: Parameter Image: Parameter I; DAT Data Hold Time (Note 3) Image: Parameter Image: Parameter I; DAT Data Set-up Time (Note 3) 20 Image: Parameter Image: Parameter I; T Fall Time of I ² C_SDA and I ² C_SCL Signals (Note 3) 20 </th <th colspan="5">Fast Mode</th>	Fast Mode				
Symbol	Parameter	Min.	Max.	Unit		
f _{SCL}	I ² C_SCL Clock Frequency		400	kHz		
t _{HD;} STA	Hold Time (Repeated) START Condition	0.6		μs		
t _{LOW}	Low Period of I ² C_SCL Clock	1.3		μs		
t _{HIGH}	High Period of I ² C_SCL Clock	0.6		μs		
t _{SU; STA}	Set-up Time for Repeated START Condition	0.6		μs		
t _{HD; DAT}	Data Hold Time (Note 2)	0	0.9	μs		
t _{SU; DAT}	Data Set-up Time (Note 3)	100		ns		
tr	Rise Time of I ² C_SDA and I ² C_SCL Signals (Note 3)	20 + 0.1C _b	300	ns		
t _f	Fall Time of I ² C_SDA and I ² C_SCL Signals (Note 3)	20 + 0.1C _b	300	ns		
t _{SU;} sto	Set-up Time for STOP Condition	0.6		μs		
t _{BUF}	Bus-Free Time between STOP and START Conditions	1.3		μs		
t _{SP}	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns		

2. Guaranteed by design, not production tested.

3. A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement t_{SU;DAT} □ □ 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C_SCL signal. If such a device does stretch the LOW period of the I²C_SCL signal, it must output the next data bit to the I²C_SDA line t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the I²C_SCL line is released.



Figure 3. Definition of Timing for Full–Speed Mode Devices on the I²C Bus



CAPACITANCE

(V_{CC}= 2.7 V to 5.5 V, V_{CC} (Typ.) = 3.3 V, T_A = -40 \Box C to 85 \Box C, and T_A (Typ.) = 25 \Box C)

Symbol	Parameter	ter Condition		Power	T _A =-4	40	Unit	
Cymbol	i di di lictor	Contain		i ower	Min.	Тур.	Max.	01
C _{ON_USB/Audio}	On Capacitance ⁽⁶⁾ (Common Port)	f = 1 MHz, 100 mV _{PK} - bias	_{-РК} , 100 mV DC	VCC = 3.3 V		9		pF
$C_{OFF_USB/Audio}$	Off Capacitance ⁽⁶⁾ (Common Port)	f = 1 MHz, 100 mV _{PK} - bias	= 1 MHz, 100 mV _{PK-PK} , 100 mV DC ias			7.5		pF
C _{OFF_USB}	Off Capacitance (Non-Common Ports) ⁽⁶⁾	f = 1 MHz, 100 mV _{PK} - bias	= 1 MHz, 100 mV _{PK-PK} , 100 mV DC ias			3		pF
C _{ON_SENSE_SW}	On Capacitance – (Common Ports) ⁽⁶⁾	f = 1 MHz, 100 mV _{PK} - DC bias	_{-РК} , 100 mV			55		pF
C _{OFF_SENSE_SW}	Off Capacitance – (Common Ports) ⁽⁶⁾	f = 1 MHz, 100 mV _{PK} - DC bias	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias			88		pF
C _{ON_MIC_SW}	On Capacitance – (Common Ports) ⁽⁶⁾	f = 1 MHz, 100 mV _{PK} - DC bias	- _{РК} , 100 mV			170		pF
C _{OFF_MIC_SW}	Off Capacitance – (Common Ports) ⁽⁶⁾	f = 1 MHz, 100 mV _{PK} - DC bias	_{-РК} , 100 mV			10		pF
C _{ON_AGND_SW}	On Capacitance ⁽⁶⁾ (Common Port)	f = 1 MHz, 100 mV _{PK} - DC bias	-рк, 100 mV			125		pF
C _{ON_SBUX_H_SW}	On Capacitance ⁽⁶⁾ (Common Port)	f = 1 MHz, 100 mV _{PK} - DC bias	f = 1 MHz, 100 mV _{PK-PK} , 100 mV DC bias			160		pF
C _{CNTRL}	Control Input Pin Capacitance ⁽⁶⁾	f = 1 MHz, 100 mV _{PP} , 100 mV DC bias	ENN			3		pF



REGISTER MAPS

ADDR	Register Name	Туре	Reset Value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
00H	Device ID	R	0x09	0	0	0	0	1	0	0	1
01H	OVP Interrupt Mask	R/W	0x00	Reserved	Mask OVP interrupt	Mask OVP /DP_R	Mask OVP /DN_L	Mask OVP /SBU1	Mask OVP /SBU2	Mask OVP /GSBU1	Mask OVP /GSBU2
02H	VP interrupt flag	R/C	0x00	Rese	rved	DP_R	DN_L	SBU1	SBU2	GSBU	GSBU2
03H	OVP status	R	0x00	Rese	rved	OVP/ DP_R	OVP/ DN_L	OVP/SB U1	OVP/SB U2	OVP/ GSBU1	OVP/ GSBU2
04H	itch settings Enable	R/W	0x98	Device control	SBU1_H to SBUx	SBU2_H to SBUx	DN_L to DN or L	DP_R to DP or R	Sense to GSBUx	MIC to SBUx	Audio Ground to SBUx
05H	Switch select	R/W	0x18	Reserved	SBU1_H to SBUx	SBU2_H to SBUx	DN_L to DN or L	DP_R to DP or R	Sense to GSBUx	MIC to SBUx	Audio Ground to SBUx
06H	Switch Status0	R	0x05	Reserved		Sense S	witch Status	DP_R S	witch Status	DN_L S	witch Status
07H	Switch Status1	R	0x00	Rese	rved		SBU2 Swite	ch Status		SBU1 Swite	ch Status
08H	Audio Switch Left Channel turn on Control	R/W	0x01	Audio switch left channel slow control [7:0]							
09H	Audio Switch Right Channel turn on Control	R/W	0x01			Audio s	witch right ch	annel slow co	ontrol [7:0]		
0AH	MIC switch turn on control	R/W	0x01			MIC swi	tch right chan	nel slow cont	rol [7:0]		
0BH	Sense switch turn on control	R/W	0x01			Sense	switch right ch	nannel slow co	ontrol [7:0]		
0CH	Audio Ground Switch turn on Control	R/W	0x01			Audio grou	Ind switch righ	nt channel slo	w control [7:0]]	
0DH	Timing Delay between R switch enable and L switch enable	R/W	0x00	Timing Delay between R switch enable and L switch enable control [7:0]							
0EH	Timing Delay between MIC switch enable and L switch enable	R/W	0x00	Timing Delay between MIC switch enable and L switch enable control [7:0]							
0FH	Timing Delay between Sense switch enable and L switch enable	R/W	0x00		Timing Dela	ay between Se	ense switch er	nable and L s	witch enable o	control [7:0]	



REGISTER MAPS

ADDR	Register Name	Туре	Reset Value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
10H	Timing Delay between Audio ground switch enable and L switch enable	R/W	0x00		Timing Delay between Audio ground switch enable and L switch enable control [7:0]						
11H	Audio accessory status	R	0x02		Reserved					CC_IN	DET
12H	Function enable	R/W	0x08	Reserved	DET I/O Control	RES detection range setting	GIPO control	SLOW TURN-O N CONTR OLL	MIC auto control	RES detection : auto clear	Audio jack detection : auto clear
13H	RES detection pin setting	R/W	0x00	Reserved Detection pin select					ect [2:0]		
14H	RES detection value	R	0xFF		R detection value [7:0]						
15H	RES detection interrupt threshold	R/W	0x16	R detection Interrupt resistance threshold [7:0]							
16H	RES detection interval	R/W	0X00		Reserved				Detection	interval [1:0]	
17H	Audio jack Status	RO	0x01		Reserved 4pole,S 4pole,S B U2 B U1 MIC MIC				3pole	No audio	
18H	Detection interrupt	R/C	0x00			Reserved			Audio detectio n done	RES detection occurred	RES detection done
19H	Detection interrupt Mask	R/W	0x00			Reserved			Audio detectio n done mask	RES detection occurred mask	RES detectio n done mask
1AH	Audio detection RGE1	RO	0xFF			audi	o detection va	alue REG1 [7:0]		
1BH	Audio detection RGE2	RO	0xFF	audio detection value REG2 [7:0]							
1CH	MIC Threshold DATA0	R/W	0x20	MIC Threshold value DATA0 [7:0]							
1DH	MIC Threshold DATA1	R/W	0xFF	MIC Threshold value DATA1 [7:0]							
1EH	I2C Reset	W/C	0x00				Reserved				I2C reset
1FH	Current Source Setting	R/W	0x07		Rese	rved			Current Sour	ce setting [3:0	0]

I²C SLAVE ADDRESS

ADDR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDR = L	1	0	0	0	0	1	0	R/W
ADDR = H	1	0	0	0	0	1	1	R/W



DEVICE ID

Address: 00h

Reset Value: 8'b 0000_1001

Type: Read

Bits	Name	Size	Description
7:6	Vendor ID	2	Vendor ID
5:3	Version ID	3	Device Version ID
2:0	Revision ID	3	Revision History ID

OVP INTERRUPT MASK

Address: 01h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
7	Reserved	1	Do Not Use
6	OVP Interrupt mask control	1	OVP Interrupt function Enable/Disable
			0: Controlled by [5:0] bit
			1: Mask all connector side pins OVP interrupt
5	DP_R OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt
4	DN_L OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt
3	SBU1 OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt
2	SBU2 OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt
1	GSBU1 OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt
0	GSBU2 OVP Interrupt mask control	1	0: Do not mask OVP interrupt
			1: Mask OVP interrupt



OVP INTERRUPT FLAG

Address: 02h

Reset Value: 8'b 0000_0000

Type: Read Clear

Bits	Name	Size	Description
[7:6]	Reserved	2	Do Not Use
5	DP_R OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
4	DN_L OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
3	SBU1 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
2	SBU2 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
1	GSBU1 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred
0	GSBU2 OVP	1	0: OVP event has not occurred
			1: OVP event has occurred

OVP STATUS

Address: 03h

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:6]	Reserved	2	Do Not Use
5	OVP on DP_R PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
4	OVP on DN_L PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
3	OVP on SBU1 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
2	OVP on SBU2 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
1	OVP on GSBU1 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred
0	OVP on GSBU2 PIN	1	0: OVP event has not occurred
			1: OVP event has occurred



SWITCHING SETTING ENABLE

Address: 04h

Reset Value: 8'b 1001_1000

Type: Read/Write

Bits	Name	Size	Description
7	Device Enable	1	0: Device Disable; L, R pull down by 10 k and other switch
			nodes will be high-Z for positive input.
			1: Device Enable.
			Device Enable = 1 Device enable = 0
			ENN = 1 Device Disable Device Disable
			ENN = 0 Device Enable Device Disable
6	SBU1_H to SBUx switches	1	0: Switch Disable; SBU1_H will be high-Z for positive input
			1: Switch Enable
5	SBU2_H to SBUx switches	1	0: Switch Disable; SBU2_H will be high-Z for positive input
			1: Switch Enable
4	DN_L to DN or L switches	1	0: Switch Disable; DN_L,DN will be high-Z for positive input. L
			pull down by 10 kohm
			1: Switch Enable
3	DP_R to DP or R switches	1	0: Switch Disable; DP_R,DP will be high-Z for positive input.
			R pull down by 10 kohm
			1: Switch Enable
2	Sense to GSBUx switches	1	0: Switch Disable; Sense,GSBU1 and GSBU2 will be high-Z for
			positive input
			1: Switch Enable
1	MIC to SBUx switches	1	0: Switch Disable: MIC will be high-Z for positive input.
			1: Switch Enable
0	AGND to SBUx switches	1	0: Switch Disable: AGND will be high-Z for positive input.
			1: Switch Enable



SWITCH SELECT

Address: 05h

Reset Value: 8'b 0001_1000

Type: Read/Write

Bits	Name	Size	Description
7	Reserved	1	Do Not Use
6	SBU1_H switches	1	0: SBU1_H to SBU1 switch ON
			1: SBU1_H to SBU2 switch ON
5	SBU2_H switches	1	0: SBU2_H to SBU2 switch ON
			1: SBU2_H to SBU1 switch ON
4	DN_L to DN or L switches	1	0: DN_L to L switch ON
			1: DN_L to DN switch ON
3	DP_R to DP or R switches	1	0: DP_R to R switch ON
			1: DP_R to DP switch ON
2	Sense to GSBUx switches	1	0: Sense to GSBU1 switch ON
			1: Sense to GSBU2 switch ON
1	MIC to SBUx switches	1	0: MIC to SBU2 switch ON
			1: MIC to SBU1 switch ON
0	AGND to SBUx switches	1	0: AGND to SBU1 switch ON
			1: AGND to SBU2 switch ON

SWITCH STATUS0

Address: 06h Reset Value: 8'b 0000_0101

Type: Read Only

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
[5:4]	Sense Switch Status	2	00: Sense switch is Open/Not Connected
			01: Sense connected to GSBU1
			10: Sense connected to GSBU2
			11: Not Valid
[3:2]	DP_RSwitch Status	2	00: DP_R Switch Open/Not Connected
			01: DP_Rconnected to DP
			10: DP_Rconnected to R
			11: Not Valid
[1:0]	DN_L switch Status	2	00: DN_L Switch Open/Not Connected
			01: DN_L connected to DN
			10: DN_L connected to L
			11: Not Valid



SWITCH STATUS1

Address: 07h

Reset Value: 8'b 0000_0000

Type: Read Only

Bits	Name	Size	Description
[7:6]	Reserved	2	Do not use
[5:3]	SBU2 Switch Status	3	000: SBU2 switch is Open/Not Connected
			001: SBU2 connected to MIC
			010: SBU2 connected to AGND
			011: SBU2 connected to SBU1_H
			100: SBU2 connected to SBU2_H
			101: SBU2 connected both SBU1_H and SBU2_H
			110□ 111: Do not use
[2:0]	SBU1 Switch Status	3	000: SBU1 switch is Open/Not Connected
			001: SBU1 connected to MIC
			010: SBU1 connected to AGND
			011: SBU1 connected to SBU1_H
			100: SBU1 connected to SBU2_H
			101: SBU1 connected both SBU1_H and SBU2_H
			110□ 111: Do not use

AUDIO SWITCH LEFT CHANNEL SLOW TURN-ON

Address: 08h

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25600 μS
			00000001: 200 μS
			00000000: 100 μS

AUDIO SWITCH RIGHT CHANNEL SLOW TURN-ON

Address: 09h

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25600 μS
			0000001: 200 μS
			00000000: 100 μS

REV1.1 www.broadchip.com



MIC SWITCH SLOW TURN-ON

Address: 0Ah

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25700 μS
			00000010: 350 μS
			00000001: 250 μS
			0000000: Not Valid

SENSE SWITCH SLOW TURN-ON

Address: 0Bh

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 25600 μS
			00000001: 200 μS
			00000000: 100 μS

AUDIO GROUND SWITCH SLOW TURN-ON

Address: 0Ch

Reset Value: 8'b 0000_0001

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Switch turn on rising time setting	8	11111111: 179000 µS
			00000001: 1400 μS
			00000000: 700 μS



TIMING DELAY BETWEEN R SWITCH ENABLE AND L SWITCH ENABLE

Address: 0Dh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Delay timing setting	8	11111111: 25500 µS
		11111110: 25400 µS	
			00000001: 100 μS
			00000000: 0 µS

TIMING DELAY BETWEEN MIC SWITCH ENABLE AND L SWITCH ENABLE

Address: 0Eh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	Delay timing setting	8	1111111: 25500 μS
			1111110: 25400 μS
			00000001: 100 μS
			00000000: 0 μS

TIMING DELAY BETWEEN SENSE SWITCH ENABLE AND L SWITCH ENABLE

Address: 0Fh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	[7:0] Delay timing setting 8	11111111: 25500 μS	
		11111110: 25400 μS	
	00000001: 100 μS		
			00000000: 0 µS



TIMING DELAY BETWEEN AUDIO GROUND SWITCH ENABLE AND L SWITCH ENABLE

Address: 10h

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	[7:0] Delay timing setting 8	11111111: 25500 μS	
		11111110: 25400 μS	
			00000001: 100 μS
			00000000: 0 µS

AUDIO ACCESSORY STATUS

Address: 11h

Reset Value: 8'b 0000_0010

Type: Read

Bits	Name	Size	Description
[7:2]	Reserved	6	Do not use
1	CC_IN	1	0: CC_IN < 1.2 V
			1: CC_IN > 1.5 V
0	DET	1	0: DET output is low
			1: DET is output is high



FUNCTION ENABLE

Address: 12h

Reset Value: 8'b 0000_1000

Type: Read/Write

Bits	Name	Size	Description
7	Reserved	1	Do not use
6	DET I/O Control	1	1: DET pin is in Open/Drain Configuration
			0: DET pin is in Push/Pull Configuration
5	RES detection range setting	1	1: 10k to 2560 k
			0: 1k to 256 k
4	GPIO control enable	1	1: enable
			0: disable
3	Slow turn on control enable	1	1: enable
			0: disable
2	MIC auto break out control enable	1	1: enable
			0: disable
1	RES detection enable	1	1: enable; will be changed to '0' after low resistance detection
			0: disable
0	Audio jack detection and	1	1: enable; will be changed to '0' after audio jack detection and
	configuration enable		configuration
			0: disable

When GPIO control mode (manual switch control) is enable. '**Switch control**' register is changed to read only. It will reflect switch status. I²C slave address is

RES DETECTION PIN SETTING

Address: 13h

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:3]	Reserved	5	Do not use
[2:0]	Pin selection	3	000: CC_IN
			001: DP/R
			010: DN_L
			011: SBU1
			100: SBU2
			101: Do not use
			111: Do not use



If RES detection pin is enable before setting PIN selection it will always do the CC_IN first. Recommend user to select the pin first before setting the RES detection pin enable.

RES VALUE

Address: 14h

Reset Value: 8'b

1111_1111 Type: Read

Bits	Name	Size	Description
[7:0]	Detected resistance value	8	0000_0000 : R < 1 k
			1111_1111: R > 300 K

RES DETECTION THRESHOLD

Address: 15h

Reset Value: 8'b 0001_0110

Type: Read

Bits	Name	Size	Description
[7:0]	RES detection threshold	8	Selection by 1 Kfi per step if Reg 12h [5] = 0
			Selection by 10 Kfi per step if Reg 12h [5] = 0
			Default Value = 22 Kfi
			0000_0000: 1 Kfi /10 Kfi
			1111_1111: 256 Kfi / 2560 Kfi

RES DETECTION INTERVAL

Address: 16h

Reset Value: 8'b 0000_0000

Type: Read

Bits	Name	Size	Description
[7:2]	Reserved	6	Do not use
[1:0]	RES detection interval	2	00: Single
			01: 100 mS
			10: 1 S
			11: 10 S



AUDIO JACK STATUS

Address: 17h

Reset Value: 8'b 0000_0001

Type: Read

Bits	Name	Size	Description
[7:3]	Reserved	4	Do not use
3	4pole	1	1: 4 Pole SBU2 to MIC, SBU1 to audio ground
			0: others
2	4pole	1	1: 4 Pole SBU1 to MIC, SBU2 to audio ground
			0: others
1	3 pole	1	1: 3 pole
			0: others
0	No audio accessory	1	1: No audio accessory
			0: Audio accessory attached

RES DETECTION /AUDIO JACK DETECTION INTERRUPT FLAG

Address: 18h

Reset Value: 8'b 0000_0000

Type: Read Clear

Bits	Name	Size	Description
[7:3]	Reserved	5	Do Not Use
2	Audio jack detection and	1	0: Audio jack detection and configuration has not occurred
	configuration		1: Audio jack detection and configuration has occurred
1	Low resistance occurred	1	0: Low resistance has not occurred
			1: Low resistance has occurred
0	Low resistance detection	1	0: Low resistance has not occurred
			1: Low resistance has occurred

RES /AUDIO JACK DETECTION INTERRUPT MASK

Address: 19h

Reset Value: 8'b 0000_0000

Type: Read Clear

Bits	Name	Size	Description
[7:3]	Reserved	5	Do Not Use
2	Audio jack detection and	1	1: Mask Audio jack detection and configuration has occurred
	configuration		interrupt
1	Low resistance occurred	1	1: Low resistance has occurred interrupt
0	Low resistance detection	1	1: Low resistance detection has occurred interrupt

REV1.1 www.broadchip.com



AUDIO JACK DETECTION REG1 VALUE

Address: 1Ah

Reset Value: 8'b

1111_1111 Type: Read

Bits	Name	Size	Description
[7:0]	Audio jack detection value	8	Resistance between SBU1 to SBU2

AUDIO JACK DETECTION REG2 VALUE

Address: 1Bh

Reset Value: 8'b

1111_1111 Type: Read

Bits	Name	Size	Description
[7:0]	Audio jack detection value	8	Resistance between SBU2 to SBU1

MIC DETECTION THRESHOLD DATA0

Address: 1Ch

Reset Value: 8'b 0010_0000

Type: Read/Write

Bits	Name	Size	Description
[7:0]	MIC detection threshold DATA0	8	MIC detection threshold DATA0
			0010_0000: 300 mV

MIC DETECTION THRESHOLD DATA1

Address: 1Dh

Reset Value: 8'b

1111_1111 Type:

Read/Write

Bits	Name	Size	Description
[7:0]	MIC detection threshold DATA1	8	MIC detection threshold DATA1
			1111_1111: 2.4 V

I2C RESET

Address: 1Eh

Reset Value: 8'b 0000_0000

Type: W/C

Bits	Name	Size	Description
[7:1]	Reserved	7	Reserved
0	I2C reset	1	0: default
			1: I ² C reset

REV1.1 www.broadchip.com



CURRENT SOURCE SETTING

Address: 1Fh

Reset Value: 8'b

0000_0111 Type: Write

Bits	Name	Size	Description
[7:4]	Reserved	4	Reserved
[3:0]	Current Source Setting	4	1111: 1500 μA
			0111: 700 µA
			0001: 100 μA
			0000: invalid



APPLICATION INFORMATION

Over-Voltage Protection

BCT4480 features over-voltage protection (OVP) on receptacle side pins that switches off the internal signal routing path if the input voltage exceeds the OVP threshold. If OVP is occurred, interrupt signal can be send by INT signal and FLAG data will provide information that which pin had OVP event.

Headset Detection

BCT4480 integrates headset unplug detection function by detecting the CC_IN voltage. The function is always active when device is enabling. DET will be high when CC_IN is low (CC_IN < 1.2 V). When CC_IN = High (CC_IN > 1.5 V), DET will be released to low.

MIC Switch Auto-off Function

The function is active during control bit 0x12h bit[2] = 1. When CC_IN is high (CC_IN > 1.5 V) and L,R, Audio ground switches are under on status, MIC switch will be off

and receptacle side pin will be connected to ground for 50 µS first. Then it shows high-Z status under MIC switch is set on status.

Audio Ground Detection and Configuration

The function is active when control bit 0x12h bit[0] = 1 and R, L AGND switches are set to be on status. For type–C interface analog headset, the audio ground could be SBU1 pin or SBU2 pin. The function will provide autonomous detection and configuration to route MIC and audio ground signal accordingly.

During detection and configuration, the R, L, Sense, MIC and Audio ground switch will be off. After detection and configuration, R and L switches will turn on according to switch configuration and timing setting. MIC, Sense and Audio ground will turn on according to detection results and timing control setting.

Resistance Detection

The function is active during control bit 0x12h bit[1] = 1. It will monitor the resistance between receptacle side pins and ground. During resistance detection, the switch which is monitored will be off. The detection result will be saved in the resistance flag register. The measurement could be from 1 kfi to 2.56 Mfi which is controlled by internal register. The detection interval can be set at 100 ms, 1 s or 10 s by register 0x16h.



Manual Switch Control

The function is active during control bit 0x12h bit[4] = 1 and 0x04h = FF. It will provide manual control for device. During this configuration, ADDR and INT pins will be set as logic control input.

(The function is active during contr	ol bit 0x12h bit[4] = 1 and 0x04h = FF. I	t will provide manual contro	I for device. During
this configuration, ADDR and INT p	ins will be set as logic control input.)		

Power	ENN	ADDR	INT	SENSE Switch	Headset Detection	USB Switch	Audio Switch	MIC/ Audio GND Switch	SBU by Pass Switch
OFF	Х	х	Х	OFF	OFF	OFF	OFF	OFF	OFF
ON	Н	х	Х	OFF	OFF	OFF	OFF	OFF	OFF
ON	L	0	0	OFF	OFF	ON:	OFF	OFF	ON:
						DP_R to DP			SBU1 to
						DN_L to DN			SBU1_H
									SBU2 to
									SBU2_H
ON	L	0	1	OFF	OFF	ON:	OFF	OFF	ON:
						DP_R to DP			SBU1 to
						DN_L to DN			SBU2_H
									SBU2 to
									SBU1_H
ON	L	1	0	ON	ON	OFF	ON:	ON:	OFF
				GSBU2 to			DP_R to R	SBU1 to MIC	
				SESNE			DN_L to L	SBU2 to Audio	
								GND	
ON	L	1	1	ON	ON	OFF	ON:	ON:	OFF
				GSBU1 to			DP_R to R	SBU2 to MIC	
				SESNE			DN_L to L	SBU1 to Audio	
								GND	



I2C INTERFACE

The BCT4480 includes a full I2C slave controller. The I2C slave fully complies with the I2C specification version 2.1 requirements. This block is designed for fast mode, 400 kHz, signals. Examples of an I2C write and read sequence are shown in below figures respectively.



NOTE: Single Byte read is initiated by Master with P immediately following first data byte.

Figure 1. I²C Write Example







PACKAGE OUTLINE DIMENSIONS

WLCSP-25L









SIDE VIEW



单击下面可查看定价,库存,交付和生命周期等信息

>>Broadchip(广芯电子)