



**CS7R50 A4RDP-G**



**General Description:**

CS7R50 A4RDP-G, the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.

**Features:**

- **Fast Switching**
- **Low ON Resistance**( $R_{dson} \leq 1.3\Omega$ )
- **Low Gate Charge** (Typical Data:19.7 nC)
- **Low Reverse transfer capacitances**(Typical: 3.5pF)
- **100% Single Pulse avalanche energy Test**
- **Halogen Free**

$V_{DSS}$	500	V
$I_D$	7	A
$P_D(T_C=25^\circ C)$	79	W
$R_{DS(ON)Typ}$	1.1	$\Omega$



**Applications:**

Power switch circuit of adaptor and charger.

**Absolute** ( $T_j = 25^\circ C$  unless otherwise specified):

Symbol	Parameter	Rating	Units
$V_{DSS}$	Drain-to-Source Voltage	500	V
$I_D$	Continuous Drain Current $T_C = 25^\circ C$	7	A
	Continuous Drain Current $T_C = 100^\circ C$	4.6	A
$I_{DM}^{a1}$	Pulsed Drain Current $T_C = 25^\circ C$	28	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}^{a2}$	Single Pulse Avalanche Energy	282	mJ
$dv/dt^{a3}$	Peak Diode Recovery dv/dt	5.0	V/ns
$P_D$	Power Dissipation $T_C = 25^\circ C$	79	W
	Derating Factor above $25^\circ C$	0.6	W/ $^\circ C$
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, R=1.5k $\Omega$ )	3000	V
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$

**Electrical Characteristics** ( $T_j = 25^\circ\text{C}$  unless otherwise specified):

<b>OFF Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$V_{DSS}$	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_j$	Bvdss Temperature Coefficient	$I_D=250\mu A, \text{Reference } 25^\circ\text{C}$	--	0.55	--	V/ $^\circ\text{C}$
$I_{DSS}$	Drain to Source Leakage Current	$V_{DS}=500V, V_{GS}=0V, T_j=25^\circ\text{C}$	--	--	1	$\mu A$
		$V_{DS}=400V, V_{GS}=0V, T_j=125^\circ\text{C}$	--	--	100	$\mu A$
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+20V$	--	--	10	$\mu A$
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-20V$	--	--	-10	$\mu A$

<b>ON Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=3.5A$	--	1.1	1.3	$\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	3.5	--	4.5	V
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

<b>Dynamic Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$g_{fs}$	Forward Transconductance	$V_{DS}=20V, I_D=3.5A$	--	6.0	--	S
$R_g$	Gate resistance	$f=1.0\text{MHz}$	--	4.7	--	$\Omega$
$C_{iss}$	Input Capacitance	$V_{GS}=0V, V_{DS}=100V, f=1.0\text{MHz}$	--	860	--	PF
$C_{oss}$	Output Capacitance		--	39	--	
$C_{riss}$	Reverse Transfer Capacitance		--	3.5	--	

<b>Resistive Switching Characteristics</b>						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=7A, V_{DD}=250V, V_{GS}=10V, R_G=10\Omega$	--	17.6	--	ns
$t_r$	Rise Time		--	16.8	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	27.6	--	
$t_f$	Fall Time		--	14.2	--	
$Q_g$	Total Gate Charge	$I_D=7A, V_{DD}=400V, V_{GS}=10V$	--	19.7	--	nC
$Q_{gs}$	Gate to Source Charge		--	4.8	--	
$Q_{gd}$	Gate to Drain ("Miller") Charge		--	9.3	--	
$V_p$	Platform Voltage		--	5.9	--	V

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$I_S$	Continuous Source Current (Body Diode)	$T_C = 25\text{ }^\circ\text{C}$	--	--	7	A
$I_{SM}$	Maximum Pulsed Current (Body Diode)		--	--	28	A
$V_{SD}$	Diode Forward Voltage	$I_S=7\text{A}, V_{GS}=0\text{V}$	--	--	1.5	V
$T_{rr}$	Reverse Recovery Time	$I_S=7.0\text{A}, T_j = 25\text{ }^\circ\text{C}$ $di_f/dt=100\text{A}/\mu\text{s},$ $V_{GS}=0\text{V}$	--	60	--	ns
$Q_{rr}$	Reverse Recovery Charge		--	95	--	nC
$I_{rrm}$	Reverse Recovery Current		--	3.2	--	A
Pulse width $t_p \leq 300\ \mu\text{s}, \delta \leq 2\%$						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	1.58	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	100	$^\circ\text{C}/\text{W}$

Gate-source Zener diode						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$V_{GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1\text{mA (Open Drain)}$	30			V
<p>The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.</p>						

<sup>a1</sup>: Repetitive rating; pulse width limited by maximum junction temperature

<sup>a2</sup>:  $L=10\text{mH}, I_D=7.5\text{A}, \text{Start } T_j=25\text{ }^\circ\text{C}$

<sup>a3</sup>:  $I_{SD}=7\text{A}, di/dt \leq 100\text{A}/\mu\text{s}, V_{DD} \leq BV_{DS}, \text{Start } T_j=25\text{ }^\circ\text{C}$

<sup>a4</sup>: Recommend soldering temperature defined by IPC/JEDEC J-STD 020

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drain to Source on Resistance vs Junction Temperature




Figure 10 Typical Theshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

Test Circuit and Waveform




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure 20. Unclamped Inductive Switching Test Circuit





Figure 21. Unclamped Inductive Switching Waveform

**Package Information:**



Items	Values(mm)	
	MIN	MAX
A	6.30	6.90
A1	0	0.16
B	5.70	6.30
C	2.10	2.50
D	0.30	0.70
E1	0.60	0.90
E2	0.70	1.00
F	0.30	0.60
G	0.70	1.20
L1	9.60	10.50
L2	2.70	3.10
H	0.40	1.00
M	5.10	5.50
N	2.09	2.49
R	0.3	
T	1.40	1.60
Y	5.10	6.30

TO-252 Package



单击下面可查看定价，库存，交付和生命周期等信息

[>>CRMICRO\(华润微\)](#)