

# **uPOL** Module

### 5A, High Efficiency uPOL Module


#### **FEATURES:**

- High Density uPOL Module
- 5A Output Current
- Input Voltage Range from 4.5 to 20V
- Output Voltage Range
   1.9V to 5V for MUN12AD05-SMFH
   0.6V to 1.8V for MUN12AD05-SMFL
- 92% Peak Efficiency(@Vin=12V)
- Enable / PGOOD Function
- Force PWM Mode
- Protections (Non-latching: OCP, OTP, SCP, OVP)
- Internal Soft Start
- Compact Size: 6mm\*6mm\*3.5mm(Max)
- Pb-free for RoHS compliant
- MSL 2, 250°C Reflow

#### **APPLICATIONS:**

- Distributed Power Supply
- Server, Workstation, and Storage
- Networking and Datacom

#### **TYPICAL APPLICATION CIRCUIT:**



#### FIG. 1 TYPICAL APPLICATION CIRCUIT


# GENERAL DESCRIPTION:

MUN12AD05-SMF SERIES

The uPOL module is non-isolated dc-dc converters that can deliver up to 5A of output current. The PWM switching regulator, high frequency power inductor are integrated in one hybrid package.

Instant PWM architecture to achieve fast transient responses. Other features include remote enable function, internal soft-start, non-latching over current protection and power good.

The low profile and compact size package  $(6.0 \text{ mm} \times 6.0 \text{ mm} \times 3.5 \text{ mm})$  is suitable for automated assembly by standard surface mount equipment. The uPOL module is Pb-free and RoHS compliance.



#### FIG. 2 HIGH DENSITY uPOL MODULE




#### **ORDER INFORMATION:**

Part Number	Ambient Temp. Range (°C)	Package (Pb-Free)	MSL	Note
MUN12AD05-SMFH	-40 ~ +85	QFN	Level 2	-
MUN12AD05-SMFL	-40 ~ +85	QFN	Level 2	-

Order Code	Packing	Quantity
MUN12AD05-SMFH	Tape and reel	1000
MUN12AD05-SMFL	Tape and reel	1000

### **PIN CONFIGURATION:**





### **PIN DESCRIPTION:**

Symbol	Pin No.	Description	
PGND	1,7,8,12,13,	Power ground pin, input, and output return path. This pin needs to	
PGND	14, 15,21	connect one or more ground plane directly. Connect to thermal exposed pad of PGND_TPD(21) for heat transferring.	
VOUT	OUT 2,3, 4, 5 Power output pin. These pins should be connected by a copper is under for thermal relief. Place the output capacitors as closely possible to this pin.		
PGOOD	6	Power good Indicator. Open drain output when the output voltage is within 90% to 120% of regulation point.	
VIN	9, 10, 11	Power input pin. It needs to connect input rail and for heat transferring. Place the input ceramic type capacitor as closely as possible to this pin. One capacitor of 10uF at least for input capacitance.	
VCC	16	Internal 3.3V LDO output. Power supply for internal analog circuits and driving circuit. Connect a 2.2uF for Bypass capacitor.	
AGND	17	Signal ground of the IC.	
FB	18	Feedback input. Connect an external resistor divider to set the output voltage.	
MODE	19	Pull this pin high for PWM operation. Do not leave this pin floating.	
EN	20	On/Off control pin for module. Do not leave this pin floating.	



#### **ELECTRICAL SPECIFICATIONS:**

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures not covered by warranty.

Parameter	Description	Min.	Тур.	Max.	Unit	
Absolute Maximum Ratings						
VIN to GND		-0.3	-	+25	V	
VOUT to GND		-0.3	-	+6	V	
PHASE to GND		-0.3	-	+25	V	
PGOOD to GND		-0.3	-	+25	V	
VCC to GND		-0.3	-	+4.0	V	
FB to GND		-0.3	-	+4.0	V	
EN to GND		-0.3	-	+25	V	
Тс	Case Temperature of Inductor	-	-	+110	°C	
Tstg	Storage Temperature	-40	-	+125	°C	
<ul> <li>Recommendation Operating Ratings</li> </ul>						
VIN	Input Supply Voltage	+4.5		+20	V	
	Adjusted Output Voltage (Note 1)	+1.9	-	+5	V	
VOUT	Adjusted Output Voltage (Note 2)	+0.6	-	+1.8	V	
Ta Ambient Temperature		-40	-	+85	°C	
Thermal Information						
Rth(j <sub>choke</sub> -a)	Thermal resistance from junction to ambient (Note 3)	-	26	-	°C/W	

NOTES:

1. Input Supply Voltage and Output voltage range for MUN12AD05-SMFH application

2. Input Supply Voltage and Output voltage range for MUN12AD05-SMFL application

3. Rth(j<sub>choke</sub>-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers. The test condition is complied with JEDEC EIJ/JESD 51 Standards.



#### **ELECTRICAL SPECIFICATIONS: (Cont.)**

Conditions:  $T_A = 25$  °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 2Oz . The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Vin=12V Vout=2.5V

Cin = 4.7uF/25V/1206x2, Cout = 47uF/6.3V/1206x3 \ 100nF/16V/0603x1

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
<ul> <li>Inpu</li> </ul>	It Characteristics		1	1	1	1
$I_{\text{SD(IN)}}$	Input shutdown current	Vin =12V, EN = GND	-	10	-	uA
I <sub>(IN)</sub>	Input supply current	Vin = 12V, Iout = $0A$ Vout = 2.5V, EN = VIN	-	145	-	uA
		Vin = 12V, EN = VIN				
$I_{\text{S(IN)}}$	Input supply current	Iout = 5mA,Vout =2.5V	-	14	-	mA
		Iout = 5A,Vout =2.5V	-	1.19	-	А
<ul> <li>Output</li> </ul>	out Characteristics					
$I_{\text{OUT}(\text{DC})}$	Output continuous current range		0	-	5	А
V <sub>O(SET)</sub>	Output Voltage Set Point	With 0.1% tolerance for external resistor used to set output voltage(Iout=5A)	-2	-	+2	% V <sub>O(SET)</sub>
$\Delta V_{OUT} / \Delta V_{IN}$	Line regulation	Vin = 7.0V to 15V Vout = 2.5V, Iout = 0A Vout = 2.5V, Iout = 5A	-	0.5	-	% V <sub>O(SET)</sub>
ΔVουτ /ΔΙουτ	Load regulation	Iout = 0A to 5A Vin = 12V, Vout = 2.5V PWM Mode	-	1	-	% V <sub>O(SET)</sub>
	Output ripple voltage	Vin = 12V, Vout = 2.5V EN = VIN,20MHz Bandwidth	-	-	-	-
Vout(ac)		Iout = 5mA	-	10	-	mVp-p
- 6		Iout = 5A	-	10	-	mVp-p
	trol Characteristics				1	1
Fosc	Oscillator frequency		-	0.6	-	MHz
VREF	Referance voltage		0.594	0.600	0.606	V
$V_{\text{PG}_{\text{TH}}}$	PGOOD high	Respect the VREF	88	90	92	$\% V_{out}$
$V_{\text{PG}\_\text{LV}}$	PGOOD logic low voltage	I <sub>PGOOD</sub> =4mA	0.04	0.15	0.3	V
$\mathbf{I}_{\text{ILIM}}$	Over current limit		6.7		12	А
VENL	EN Low threshold		0	-	0.4	V
V <sub>ENH</sub>	EN High Threshold		1.2	-	VIN	V
OVP	Output Over Voltage protection	V <sub>out</sub> Rising	-	120	-	%V <sub>out</sub>
D <sub>MAX</sub>	Maximum Duty Cycle		80	85	-	%



#### **TYPICAL PERFORMANCE CHARACTERISTICS: (1.0 VOUT)**


Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 1.0Vout.

MUN12AD05-SMFL Vout=1.0V MUN12AD05-SMFL De-rating OUTPUT LOAD CURRENT(A) Efficiency (%) 70% 60% -Vin=5V 12Vin to 1Vout-5lout\_0 LFN -Vin=12V 1 -Vin=20V 0 25 35 45 85 55 65 75 AMBIENT OF TEMPERATURE(°C) lout (A) FIG.3 **EFFICIENCY V.S. LOAD CURRENT** FIG.4 12VIN DE-RATING CURVE Tek Stor Tek Sto 1.25GS/s 800ns 800n 1.25GS/s 1 *J* 3.80mV 1 ∫ 3.80mV 10k points 10k points 10.0mV Mean Min Std Dev Mean Min Std Dev Value Max Value Max 🕩 Pea 12.9r 12.8r OUTPUT RIPPLE **OUTPUT RIPPLE** FIG.5 FIG.6 (12VIN, 1.0VOUT, IOUT=0A) (12VIN, 1.0VOUT, IOUT=5A) lek Stop Tek Run Vout EN 5.00MS/s 2 J 10k points 3.60 A ax Std Dev 1.8m 200µs Min 36.0m -19.6n 22.0m Mear м .ean 40.0m -15.3m 24.7\* Max 44.8m -13.2m 28.4m 12 Feb 2018 500mV 12:58:02 Peak-Peak 38.4 (400µs ∎→▼0.00000 s 2.50MS/s 10k points mν 1.99m 1.10m TRANSIENT RESPONSE **TURN-ON** FIG.7 FIG.8 (12VIN, 1.0VOUT, IOUT=5A) (12VIN, 1.0VOUT, 50% to 100% LOAD STEP)



#### **TYPICAL PERFORMANCE CHARACTERISTICS: (1.2 VOUT)**


Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 1.2Vout.





#### **TYPICAL PERFORMANCE CHARACTERISTICS: (1.8 VOUT)**


Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 1.8Vout.





#### **TYPICAL PERFORMANCE CHARACTERISTICS: (2.5 VOUT)**


Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 2.5Vout.





#### **TYPICAL PERFORMANCE CHARACTERISTICS: (3.3 VOUT)**


Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 3.3Vout.





#### **TYPICAL PERFORMANCE CHARACTERISTICS: (5 VOUT)**

Conditions: TA = 25 °C, unless otherwise specified. Test Board Information:  $30mm \times 30mm \times 1.6mm$ , 4 layers 202. The output ripple and transient response measurement is short loop probing and 20MegHz bandwidth limited. Cin =  $4.7uF/25V/1206 \times 2$ , Cout =  $47uF/6.3V/1206 \times 3 \cdot 100nF/16V/0603 \times 1$ The following figures provide the typical characteristic curves at 5Vout.





#### **APPLICATIONS INFORMATION: (Cont.)**

#### **INPUT FILTERING:**

The module should be connected to a source supply of low AC impedance and high inductance in which line inductance can affect the module stability. An input capacitor must be placed as near as possible to the input pin of the module so to minimize input ripple voltage and ensure module stability.

#### **OUTPUT FILTERING:**

To reduce output ripple and improve the dynamic response as the step load changes, an additional capacitor at the output must be connected. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

#### LOAD TRANSIENT CONSIDERATIONS:

The MUN12AD05-SMF module adopts the instant PWM architecture to achieve good stability and fast transient responses. In applications with high step load current, adding 47pF Capacitor ( $C_{FB}$ ) in parallel with  $R_{FB1}$  may further speed up the load transient responses.

#### **PROGRAMMING OUTPUT VOLTAGE:**

The module has an internal 0.6V reference voltage. The output voltage can be programmed by the dividing resistor ( $R_{FB1}$  and  $R_{FB2}$ ). The output voltage can be calculated by Equation 1, resistor choice may be referred TABLE 1.

VOUT (V) = 
$$0.6 \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$
 (EQ.1)

Vout	RFB1(Ohm)	RFB2 (Ohm)
1.0V	100k	150k
1.2V	100k	100k
1.8V	100k	50k
2.5V	100k	31.6k
3.3V	100k	22.1k
5.0V	100k	13.7k

TABLE 1 Resistor values for common output voltages



### **APPLICATIONS INFORMATION: (Cont.)**

#### **REFERENCE CIRCUIT FOR GENERAL APPLICATION:**

Figure 39 show the module application schematics for input voltage +12V.




FIG.39 Reference Circuit for General Application



#### **APPLICATIONS INFORMATION: (Cont.)**

#### **RECOMMENDATION LAYOUT GUIDE:**

In order to achieve stable, low losses, less noise or spike, and good thermal performance some layout considerations are necessary. The recommendation layout is shown as Figure 40.

- 1. The ground connection between pin 1, 7, 8, 21 and PIN12 to15 should be a solid ground plane under the module. It can be connected one or more ground plane by using several Vias.
- Place high frequency ceramic capacitors between pin 9 to 11 (VIN), and pin 7 to 8, pin 21 (PGND) for input side; and pin 2 to 5 (VOUT), and pin 7 to 8, pin21 (PGND) for output side, as close to module as possible to minimize high frequency noise.
- 3. Keep the  $R_{FB1}$  and  $R_{FB2}$  connection trace to the module pin 18 (FB) short.
- 4. Use large copper area for power path (VIN, VOUT, and GND) to minimize the conduction loss and enhance heat transferring. Also, use multiple Vias to connect power planes in different layer.
- 5. If the system chip interfacing with the pin 20 (EN) has a high impedance state at shutdown mode and the VIN pin is connected directly to a power source such as a Li-Ion battery. A  $1M\Omega$  pull down resistor should be placed between the enable pin and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.




FIG.40 Recommendation Layout



#### **REFLOW PARAMETERS:**

Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 56 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60 seconds limit to melt the solder and make the peak temperature at the range from 240°C to 250°C. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.





FIG.41 Recommendation Reflow Profile




### PACKAGE OUTLINE DRAWING:






### LAND PATTERN REFERENCE:






### **PACKING REFERENCE:**





### **PACKING REFERENCE: (Cont.)**





### **REVISION HISTORY:**

Date	Revision	Changes	
2018.03.29	P0	Release the preliminary specification	
2018.04.18	P1	Modify Input Range ,Add Max Duty Cycle SPEC.	
2018.10.01	P2	Error updated	
2019.3.20	Р3	Modify FB PIN Description & Page 16   Page19	
2021 02 11	1 P4	Modify EN PIN Description & Absolute Maximum Ratings &	
2021.03.11		Recommendation Layout Guide	

单击下面可查看定价,库存,交付和生命周期等信息

>>CYNTEC(乾坤科技)