



AP3303

QUASI-RESONANT PWM CONTROLLER

Description

The AP3303 is a peak-current control, Quasi-Resonant (QR) PWM controller which is specially designed for offline power supply that requires ultra-low standby power, high-power density and comprehensive protection. It can coordinate with secondary side USBPD or quick charger controller which can provide a flyback charger solution.

At no load or light load, the IC will enter the burst mode to minimize standby power consumption. The minimum switching frequency (typical: 24kHz) is set to avoid the audible noise. When the load increases, the IC will enter QR mode with frequency foldback to improve system efficiency and EMI performance. The maximum switching frequency (typical: 120kHz) is set to clamp the QR frequency to reduce switching power loss. Furthermore, the frequency dithering function is built in to reduce EMI emission.

The AP3303 provides an inner high-voltage start-up function through HV pin which can reduce the standby loss. Moreover, The AP3303 integrates a VCC LDO circuitry, allowing the LDO to regulate the wide range $V_{CC\ IN}$ to an acceptable value. This makes the AP3303 to be a good choice in wide range output voltage application.

Internal piecewise linear line compensation ensures constant output power limit over entire universal line voltage range.

Comprehensive protection features are included, such as brown out protection, cycle-by-cycle current limit, VCC Over Voltage Protection (VOVP), Secondary-side Output OVP (SOVP) and UVP (SUVP), internal OTP, Over Load Protection (OLP) and pins' fault protection.

Combined with Diodes Incorporated's synchronous controller APR347, the AP3303 system can achieve the higher power conversion efficiency and the better thermal performance.

Features

- Quasi-Resonant Operation under all Line and Load Condition
- Non-Audible-Noise Quasi-Resonant Control
- High-Voltage Startup
- Embedded VCC LDO to Guarantee Wide Range V_{CC_IN} Voltage
- Low VCC Charge Current Reduces Standby Power in Output **Short Situation**
- Adaptive Burst Mode Operation with Output Voltage
- Adaptive Output Power Limit with Output Voltage
- Soft Start during Startup Process
- Frequency Fold Back for High Average Efficiency
- Constant Over Current Protection
- Secondary Winding Short Protection with FOCP
- Frequency Dithering for Reducing EMI
- V_{CC} Maintain Mode

Notes:

Useful Pin Fault Protection:

SENSE Pin Floating

FB/Opto-Coupler Open/Short

Comprehensive System Protection Feature:

Programmable External OTP

Over Load Protection (OLP)


Brown In/Out Protection

Secondary-Side OVP (SOVP) and UVP (SUVP)

- SSOP-9 (Type CJ) is Available
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Pin Assignments

(Top View)



SSOP-9 (Type CJ)

Applications

- Switching AC-DC Adapter/Charger
- ATX/BTX Auxiliary Power
- Set-Top Box (STB) Power Supply
- Open Frame Switching Power Supply


1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



Typical Applications Circuit




Pin Descriptions

| Pin Number | Pin Name | Function | |
|------------|----------|--|--|
| 1 | CTRL | Programmable External Protection | |
| 2 | FB | Feedback. Directly Connected to the Opto-coupler | |
| 3 | DEM | Valley Detection for QR Control. Sample V _{OUT} to Realize SOVP and SUVP Protection | |
| 4 | VCC_IN | Wide Range Input Supply Voltage to Produce V _{CC} | |
| 5 | GND | Signal Ground | |
| 6 | GATE | Gate Driver Output | |
| 7 | VCC | Supply Voltage of Driver and Control Circuits | |
| 8 | SENSE | Sense the Primary Current | |
| 9 | HV | High Voltage Input. Sense Line Voltage and Provide Startup Current to V _{CC} | |



Functional Block Diagram





Absolute Maximum Ratings (Note 4)

| Symbol | Parameter | Rating | Unit |
|---|--|-------------|------|
| V _H V | HV Pin Input Voltage | 700 | V |
| V _{CC_IN} | LDO Supply Voltage | 120 | V |
| V _{CC} | Power Supply Voltage | 34.5 | V |
| lo | Gate Output Current | 350 | mA |
| V _{FB} , V _{SENSE} , V _{CTRL} , V _{DEM} | Input Voltage to FB, SENSE, CTRL, DEM | -0.3 to 7 | V |
| θја | Thermal Resistance (Junction to Ambient) (Note 5) | 177 | °C/W |
| P _D | Power Dissipation at T _A < +25°C | 500 | mW |
| TJ | Operating Junction Temperature | -40 to +150 | °C |
| T _{STG} | Storage Temperature Range | +150 | °C |
| ESD | Human Body Model (Except HV Pin and VCC_IN Pin) (Note 6) | 3,000 | V |
| ESD | Charge Device Model | 650 | V |

Note: 4. Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.

- 5. Test condition: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch² cooling area.
- 6. HV devices are ESD sensitive (HBM : V_{HV} = 600V, V_{CC_IN} = 450V).

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Unit |
|----------------|---------------------|-----|-----|------|
| Vcc | Supply Voltage | 10 | 28 | V |
| T _A | Ambient Temperature | -40 | +85 | °C |



$\textbf{Electrical Characteristics} \ (@T_{A} = -40 \ \text{to} \ +85^{\circ}\text{C}, \ V_{CC} = 18\text{V}, \ \text{unless otherwise specified.})$

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------------------------|---|---|------|-------|------|--------|
| Supply Voltage (VC | C Pin) | | | | | |
| I _{ST} | Startup Current | _ | _ | 1 | 15 | μA |
| Icc | Operating Supply Current | V _{FB} = 4V, C _L = 0nF (Note 7) | 1.2 | 1.6 | 2.2 | mA |
| ICC-FAULT | Operating Current when Fault Occurs | V _{FB} = 4V, V _{SENSE} = 0V (Note 7) | 0.25 | 0.4 | 0.55 | - IIIA |
| V_{ST} | Startup Voltage | _ | 14.3 | 15.8 | 16.3 | V |
| V _M | V _{CC} Maintain Voltage | _ | _ | 7.3 | _ | V |
| V _{UVLO} | Shutdown Voltage | _ | 6.1 | 6.7 | 7.1 | V |
| V _{CC-OVP} | V _{CC} OVP Voltage | _ | 32 | 33 | 34 | V |
| PWM Section/Oscil | lator Section | | | • | | |
| f _{OSC-MAX} | Maximum Clamp Frequency | (Note 7) | _ | 120 | _ | kHz |
| f _{OSC-MIN} | Minimum Clamp Frequency | (Note 7) | 20 | 24 | 28 | kHz |
| fosc-JITTER | Valley Blanking Time Dithering | (Note 7) | | ±12 | _ | % |
| tDITHER | Frequency Dithering Period | _ | _ | 4 | _ | ms |
| Current Sense Sect | | | | | | |
| Vsense-max | Current Limit Threshold | I _{DEM_} SOURCE = 200µA | 0.89 | 0.96 | 1.04 | V |
| V _{TH-FOCP} | FOCP Voltage | _ | - | 1.25 | _ | V |
| t _{DELAY-FOCP} | FOCP Debounce Time (Note 8) | _ | | 7 | _ | Cycles |
| t _{LEB} | Leading Edge Blanking Time | _ | 150 | 250 | 350 | ns |
| V _{TH-SSCP} | SSCP Voltage | _ | _ | 100 | _ | mV |
| tsoft-st | Soft-Start Time | _ | 3 | 4 | 8 | ms |
| t _{DELAY-SENSE} | Sense Propagation Delay (Note 9) | _ | | 100 | _ | ns |
| Feedback Input Sec | ction (FB Pin) | | | • | • | • |
| K _{FB-SENSE} | The Ratio of Input Voltage to Current Sense Voltage (Note 9) | _ | _ | 4 | _ | V/V |
| R_FB | Input Impedance | _ | 20 | 30 | 40 | kΩ |
| I _{FB-SOURCE} | Source Current | $V_{FB} = 0V$ | 0.1 | 0.2 | 0.3 | mA |
| G _{QR} | QR Mode Frequency Modulation Slope Versus V _{FB} (Note 9) | _ | _ | 94 | _ | kHz/V |
| | | V _{DEM} < 0.75V | 1 | 0.66 | _ | V |
| V_{BURST} | Threshold for Entering Burst Mode | 0.75V < V _{DEM} < 1.45V | | 0.8 | _ | V |
| | | V _{DEM} > 1.45V | 1 | 0.933 | _ | V |
| t _{ON-MAX} | Maximum on Time | (Note 7) | 16 | 18.5 | 21 | μs |
| tDELAY-OLP | Delay of Over Load Protection (Note 9) | _ | _ | 70 | _ | ms |
| V _{FB-OLP} | Over Load Protection (Note 9) | _ | _ | 4.2 | _ | V |

Notes:

^{7.} Data measured in IC test mode.
8. Cycle-by-Cycle limit delay time contains OCP comparator delay time and driver delay time, Guaranteed by design.
9. Guaranteed by design.



Electrical Characteristics (@ $T_A = -40$ to +85°C, $V_{CC} = 18V$, unless otherwise specified.) (continued)

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-------------------------|-----------------------------------|---|-----|-------|-----|-------|
| Output Section (GATE | : Pin) | | | | | |
| V_{GATE-L} | Output Low Level (Note 9) | I _O = 20mA, V _{CC} = 12V | _ | _ | 1 | V |
| V _{GATE-H} | Output High Level (Note 9) | $I_0 = 20 \text{mA}, V_{CC} = 12 \text{V}$ | 7 | _ | | V |
| V _{GATE-CLP} | Output Clamping Voltage | _ | 7.6 | _ | 9.6 | V |
| t _{GATE-RISE} | Rising Time (Note 9) | C _L = 1nF, V _{CC} = 13V | _ | 150 | 300 | ns |
| t _{GATE-FALL} | Falling Time (Note 9) | $C_L = 1nF, V_{CC} = 13V$ | _ | 50 | 100 | ns |
| Demagnetization Sect | ion (DEM Pin) | | | | | |
| $V_{TH	ext{-}DEM}$ | De-Magnetization Voltage (Note 9) | _ | _ | 50 | _ | mV |
| V _{CLP-L} | Low Level for Clamping Voltage | I _{DEM} = 200μA (Source Current) | -50 | -5 | _ | mV |
| V_{CLP-H} | High Level for Clamping Voltage | I _{DEM} = -1mA (Sink Current) | _ | 6 | _ | V |
| $V_{TH	ext{-}SOVP-L}$ | SOVP Threshold for Startup | _ | 1.0 | 1.1 | 1.2 | V |
| $V_{TH\text{-}SOVP-H}$ | SOVP Threshold for Steady State | _ | 2.5 | 2.6 | 2.7 | V |
| t _{DEB-SOVP} | SOVP Debounce Time | _ | _ | 7 | _ | Cycle |
| $V_{TH	ext{-}SUVP-L}$ | SUVP Threshold for Hiccup | _ | _ | 0.475 | _ | V |
| t _{DEB-SUVP} | SUVP Debounce Time | _ | _ | 7 | _ | Cycle |
| t _{BLANK-SUVP} | SUVP Blank Time after Startup | _ | 15 | 20 | 25 | ms |
| t _{SAMPLE} | Sample Delay Time (Note 9) | _ | _ | 2 | _ | μs |
| LDO Section (VCC_IN | I Pin/VCC Pin) | T | | 1 | 1 | |
| V _{CC} | LDO Regulated Voltage | V _{CC} Open, V _{CC_IN} = 10V | 9.0 | 9.8 | 10 | V |
| V CC | (Power Supply Voltage) | V _{CC} Open, V _{CC_IN} = 40V | 14 | 15 | 16 | V |
| I _{LDO} | Operating Current | V _{CC} = 12V, V _{CC_IN} = 40V | 6 | 8 | 11 | mA |
| HV Section (HV Pin) | | | | | | |
| I _{CHARGE-L} | | $V_{CC} = 0V, V_{HV} = 100V$ | _ | 0.23 | _ | mA |
| I _{CHARGE-H} | Charge Current | V _{CC} = 6V, V _{HV} = 100V | _ | 2 | _ | mA |
| ICHARGE-FAULT | Charge Current if Fault Occurs | V _{CC} = 6V, V _{HV} = 100V | _ | 100 | _ | μΑ |
| V _{BR-IN} | Brown In Voltage | _ | 100 | 105 | 110 | V |
| V _{BR-OUT} | Brown Out Voltage | _ | 92 | 97 | 102 | V |
| t _{BR-IN} | Delay of Brown In (Note 9) | _ | _ | 100 | _ | μs |
| t _{BR-OUT} | Delay of Brown Out (Note 9) | _ | _ | 50 | _ | ms |
| V_{LOVP} | Line OVP (Note 9) | _ | _ | 630 | _ | V |
| V _{HV} | HV Pin Input Voltage (Note 10) | _ | _ | _ | 700 | ٧ |

Notes: 9. Guaranteed by design.

10. The drain-source voltage is 80% of V_{DS} in the aging condition.





$\textbf{Electrical Characteristics} \ (@T_A = -40 \ to \ +85 ^{\circ}\text{C}, \ V_{CC} = 18 \text{V}, \ unless \ otherwise \ specified.}) \ (continued)$


| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|------------------------------|--|--|------|------|------|--------|
| Protection Section (CTRL Pir | 1) | | | | | |
| I _{CTRL} -SOURCE | Source Current | _ | -110 | -100 | -90 | μΑ |
| V _{TH-CTRL-L} | Low Threshold | _ | 0.97 | 1 | 1.03 | V |
| tctrl-blank | Blank Time when V _{CTRL} is Low | _ | _ | 20 | _ | ms |
| V _{TH-CTRL-H} | High Threshold | _ | 2.9 | 3 | 3.1 | V |
| V _{CTRL-CLP} | Clamp Voltage (Note 11) | I _{CTRL} = -2mA | _ | 4.5 | _ | V |
| [†] DELAY-HICC | Delay of Hiccup Protection (Note 9) | SUVP, SOVP, Line OVP, VCC OVP, FOCP, SSCP, CTRL Pin Protection | _ | 7 | _ | Cycles |
| Internal OTP Section | | | | | | |
| OTP | OTP Threshold (Note 9) | _ | _ | +150 | _ | °C |
| T _{HYS} | OTP Recovery Hysteresis (Note 9) | _ | | +125 | | °C |
| t _{DEB-OTP} | OTP Debounce Time | _ | _ | 7 | _ | Cycle |


Notes: 9. Guaranteed by design.

Performance Characteristics











^{11.} The sourcing current of CTRL pin must be limited below 5mA. Otherwise it may cause permanent damage to the device.




Performance Characteristics (continued)





$V_{\text{TH-SOVP-L}}$ vs. Ambient Temperature





Operation Description

Quasi-Resonant (QR) Mode

Quasi-Resonant operation is regarded as a soft switching technology which always turns on the primary MOSFET at the valley status of Drain-to-Source voltage (V_{DS}). Compared to traditional hard switching, QR switching-on can reduce the switching power loss of MOSFET and achieve good EMI behavior without any additional BOM cost.




Figure 1

Figure 1 shows the primary MOSFET V_{DS} waveform. When the secondary-side current flows to zero, the primary inductance L_{M} and the effective MOSFET output capacitor C_{OSS} begin to resonant. The valley is detected by DEM pin through a pair of voltage divider. At primary MOSFET turning off time, once the voltage on DEM pin is detected below 50mV, one "valley status" is counted. To prevent the false trigger of the V_{DS} ring caused by leakage inductance, the valley detection function is blanked within the t_{SAMPLE} (2 μ_{S} , refer to Figure 6) when primary MOSFET turns off. Each "valley status" of MOSFET V_{DS} will be detected and counted by DEM pin. According to the frequency control strategy of AP3303, one proper "valley status" will be selected to turn on the MOSFET.

Frequency Modulation Strategy

The AP3303 operates with QR mode, green mode and burst mode to achieve the high efficiency performance.

In general, the AP3303 power system operates with first "valley status" under low line and full load condition, in which the maximum primary peak current and transformer flux density occur. The power system designer is required to choose transformer size and switching frequency according to this worst case condition.

With output load decreasing from full load in the first "valley status", the switching frequency of AP3303 increases correspondingly. In order to avoid performance degrading at very high switching frequency operation, there is a fixed 120kHz maximum frequency limitation in AP3303. Since too high switching frequency will lead to the worse performance, the 120kHz frequency limitation is not preferred to reach in system design. Actually AP3303 has built-in reference in FB pin voltage to adjust "valley status" for green mode operation, as shown in Figure 2. When FB pin voltage decreases to a modulating reference, the first "valley status" is forced to shift to other available "valley status".

The AP3303 has the minimum switching frequency limit of 24kHz to avoid audible noise issue. When the switching frequency decrease to 24kHz with output load decreasing, the switching frequency will keep at 24kHz. When FB pin voltage is lower than V_{BURST}, the power system enters burst mode to reduce the power dissipation under very light load condition.







Figure 2

Active Frequency Dithering

To improve the EMI performance, the AP3303 integrates an active frequency dithering function. A consecutive frequency-dithering signal is injected to the SENSE pin after Leading-Edge Blanking (LEB) time. As shown in Figure 3, the frequency-dithering signal is repeating over and over again with a period of 4ms and amplitude of ± 1 -V_{S_JITTER}. With the injection of frequency-dithering signal on SENSE pin, the switching frequency will have a periodical excursion to improve the EMI performance.



Current Mode PWM Control

The AP3303 operates as a current mode controller; the output switch is turned on by every oscillator cycle and turned off when the primary peak current reaches the threshold level established by the FB pin. The primary current signal is converted to a voltage signal on current sense resistor R_S . The relation between primary peak current (I_{PK}) and V_{FB} is:

$$I_{PK} = V_{FB} / 4R_S$$




Constant Over Current Protection

Cycle-by-cycle current limit is a popular method to achieve output over current protection. Actually, the turn-off delay of the MOSFET and the higher switching frequency always result in the higher OCP current at high line voltage. To obtain a constant OCP current value with universal input voltage, AP3303 adopts an effective line compensation circuitry. The function block is illustrated in Figure 4. The current I_{DEM} which reflects line voltage is scaled down and inversed to IL_OPP within AP3303, this IL_OPP flows through the inner compensation resistor R_{OPP} and an external filtering resistor R_F , and then the final line compensation voltage is formed as:

$$V_S + \frac{Vindc*Naux}{Np*Rdem*21}*(R_{OPP} + R_F) = V_{REF1}$$

Where V_S is the sense voltage of R_S

As above formula indicates, changing the compensation voltage at different line voltage is a good way to balance the OCP current. In a real system, usually keep the R_{DEM} value fixed (220k Ω is recommended). To change the line compensation voltage, a good solution is to change R_F . Whenever the R_F is changed, adjust the C_F at the same time to offer an enough RC time to filter the spike on SENSE pin.




HV Start-Up Circuit

A built-in HV Start-Up circuit in AP3303 can help to simplify the power system design for ultra low standby application. For AP3303, there are two HV Start-Up charging currents: the $I_{CHARGE-L}$ when V_{CC} is lower than 3V and the $I_{CHARGE-H}$ when the V_{CC} voltage rises above 3V, which can prevent the IC from overheat when V_{CC} short- to-GND fault happens. The HV Start-Up circuit will stop working and have no additional power dissipation when V_{CC} voltage reaches the V_{ST} then the AP3303 starts working and will supply energy to V_{CC} from auxiliary winding.

However, the charging process described above is only for the normal system startup condition. Once some system faults occur and the protection process is triggered, AP3303 will shut down and V_{CC} voltage will begin to decrease. The HV Start-Up circuit starts working again when V_{CC} voltage decreases below $V_{CC-UVLO}$, and charges the V_{CC} capacitor with current of $I_{CHARGE-FAULT}$. This special design can reduce the input power dissipation when system fault happens, especially for output short condition. The HV Start-Up circuit working process is illustrated in Figure 5.





Built-In Vcc LDO

The AP3303 integrates a V_{CC} LDO circuitry, the LDO regulates the wide range V_{CC_IN} which is rectified from auxiliary winding to an acceptable value. It makes the AP3303 a good choice in wide range output voltage application.

Brown In/Out Protection

To avoid potential high-current stress at low line voltage, the AP3303 introduces a reliable brownout protection. The AC line voltage is detected through HV pin, A pair of high-voltage diodes are connected to the AC line which will rectify the AC input voltage to a double-frequency positive voltage referring to GND, a $20k\Omega$ resistor is recommended to be added to improve the surge immunity. When the voltage across HV pin is higher than V_{BR-IN} for about 100μ s of t_{BR-IN} and V_{CC} reaches V_{ST} , the GATE pin will output drive signals and the system starts to work. If the HV pin voltage falls below V_{BR-OUT} and lasts for 50ms of t_{BR-OUT} , the GATE pin will turn off and the system will shut down until the line voltage rises over its brown-in voltage again.

SOVP/SUVP Protection

The AP3303 provides output OVP and UVP protection function. The auxiliary winding voltage during secondary rectifier conducting period reflects the output voltage. A voltage divide network is connected to the auxiliary winding and DEM pin, the DEM pin will detect the equivalent output voltage with a delay of t_{SAMPLE} from the falling edge of GATE driver signal, as shown in Figure 6. The detected voltage will be compared to the SOVP and SUVP threshold voltage $V_{TH-SOVP}$ and $V_{TH-SOVP}$. If the SOVP or SUVP threshold is reached continuously by 7 switching cycles, the SOVP or SUVP protection will be triggered, the AP3303 will shut down and the system will restart when the V_{CC} voltage falls below the UVLO voltage.

To prevent from false-trigger of SUVP during start up process, a blank time of t_{BLANK-SUVP} is set during which the SUVP protection function is ignored.




Figure 6



Externally Triggered Protection

The AP3303 reserves flexible protection mode for power design. The CTRL pin can achieve external programmable protection. A high threshold of $V_{TH-CTRL-H}$ is set for any over voltage protection. If the CTRL pin voltage is higher than the threshold for 7 switching cycles, the CTRL-High protection will be triggered. A low threshold of $V_{TH-CTRL-L}$ is usually used for external over temperature protection. To realize the external OTP, a proper NTC should be connected from the CTRL pin to the ground. An inner current of 100 μ A flows through the NTC from the CTRL pin. If the CTRL pin voltage is lower than the VTH-CTRL-L for 32ms duration at least, the CTRL-Low protection will be triggered. Whenever the protection is triggered, the system will stop the output drive signal and will restart after the V_{CC} voltage falling below the UVLO voltage.

System Protection

LOVP, FOCP, SSCP, VCC OVP, OTP

The AP3303 provides versatile protection to ensure the reliability of the power system. LOVP achieves line voltage overvoltage protection, if the detected AC line voltage is higher than V_{LOVP} for 7 switching cycles, the LOVP protection will be triggered. FOCP protection is an ultra-fast short-current protection which is helpful to avoid catastrophic damage of the system when the secondary rectifier is short. The primary peak current will be monitored by SENSE pin through a primary sense resistor, whenever the sampled voltage reaches the threshold of $V_{TH-FOCP}$ for 7 switching cycles continuously, the FOCP protection will be activated to shut down the switching pulse. SSCP might be triggered at ultra-low DC bus voltage condition or other failure condition that short the SENSE pin to ground. The SSCP module senses the voltage across the primary sense resistor with a delay of $3\mu s$ after the rising edge of primary GATE signal, this sensed signal is compared with $V_{TH-SSCP}$. If it is lower than $V_{TH-SSCP}$ for 7 switching cycles, the SSCP protection will be triggered and the drive signal will be disabled. All these protections described above will restart the system when the V_{CC} voltage falls below UVLO. Although the external OTP can be easily implemented through CTRL pin, the AP3303 still reserves the inner OTP with a hysteresis for any necessary use.

V_{CC} Maintain Mode

During light-load or transient-load condition, V_{FB} will drop and be lower than V_{BURST} , thus the PWM drive signal will be stopped, and there is no energy for transferring to the output. Therefore, the IC V_{CC} supply voltage may decrease to the UVLO threshold voltage and system may enter the unexpected restart mode. To avoid this, the AP3303 holds a so-called V_{CC} maintain mode which can supply energy to V_{CC} .

When V_{CC} decreases to a setting threshold as V_{M} , the V_{CC} maintain mode will be awaked and a charging current of $I_{CHARGE-H}$ will flow to the V_{CC} pin. With V_{CC} maintain mode, the V_{CC} is not easy to touch the shutdown threshold during the startup process and transient load condition. This will also simplify the system design. The minimum V_{CC} voltage is suggested to be designed a little higher than V_{CC} maintain threshold thus can achieve the best balance between the power loss and step load performance.

Leading-Edge Blanking Time

A narrow spike on the leading edge of the current waveform can usually be observed when the power MOSFET is turned on. A 250ns leading-edge blank is built-in to prevent the false-trigger caused by the turn-on spike. During this period, the current limit comparator and the PWM comparator are disabled and the gate driver cannot be switched off.

At the time of turning-off the MOSFET, a negative undershoot (maybe larger than -0.3V) can occur on the SENSE pin. So it is strongly recommended to add a small RC filter or at least connect a resistor "R" on this pin to protect the IC (Shown as Figure 7).





Figure 7




Ordering Information



| Part Number Package | | Marking ID | Packing | |
|---------------------|------------------|------------|--------------------|--|
| AP3303S9-13 | SSOP-9 (Type CJ) | AP3303 | 4000/Tape and Reel | |

Marking Information

SSOP-9 (Type CJ)



<u>YY</u>: Year: 19, 20, 21 ~ <u>WW</u>: Week: 01~52; 52

represents 52 and 53 week


XX: Internal Code




Package Outline Dimensions (All dimensions in mm)

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SSOP-9 (Type CJ)








| SSOP-9 (Type CJ) | | | | | |
|----------------------|-------|-------|------|--|--|
| Dim | Min | Max | Тур | | |
| Α | 1.35 | 1.75 | | | |
| A1 | 0.10 | 0.25 | | | |
| A2 | 1.350 | 1.550 | | | |
| b | 0.270 | 0.430 | | | |
| С | 0.170 | 0.258 | | | |
| D | 4.70 | 5.10 | | | |
| E | 5.80 | 6.20 | | | |
| E1 | 3.80 | 4.00 | | | |
| е | | | 1.00 | | |
| L | 0.40 | 1.27 | | | |
| θ | 0° | 8° | | | |
| All Dimensions in mm | | | | | |

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

(1) Package Type: SSOP-9 (Type CJ)



| Dimensions | Value (in mm) |
|-------------------|---------------|
| С | 1.00 |
| G | 3.40 |
| Х | 0.60 |
| Y | 2.00 |
| V1 | 7.40 |



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

www.diodes.com

AP3303 16 of 16 May 2019
Document number:DS41016 Rev. 5 - 2 Downloaded From Oneyac.com Oneyac.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Diodes Incorporated(达迩科技(美台))