<span id="page-0-0"></span>



**PI3DPX1207B**

**DP-Alt DP1.4/USB3.1 10Gbps Linear Redriver with Non-Blocking, Latency-Free and built-in Aux Switch**

## **Description**

PI3DPX1207B is the DP-Alt 1.4 (Max 10Gbps) Linear Redriver. DP1.4 standard can support 4K2K@120Hz / 25.82 Gbps with 4-channels.

Each of the DP1.4 and USB3.1 Gen2 differential signals can be easily adjustable with equalization, output swing and gain adjustment by either pin or I2C control settings. It can optimize the DP/USB 10Gbps signal performance over a variety of physical mediums by reducing Inter-symbol interference jitters.

Non-blocking linear Redriver can provides 2x better additive jitter performance than the conventional CMOS-based Redriver. Since Linear Redriver does not block the Receiver DFE's adaptive channel controls, it can natively support DisplayPort Transparent LT(Link Training) without any dependency of the DP-Aux channels listener.

Named as "Trace Loss Canceling" technology, and supports the cascading high speed link connections between Host and Device. It means multiple linear Redriver can be placed in the link to work seamlessly to compensate high insertion loss.

The Cascading, Low Jitter and Simplicity of Gain adjustment capabilities to extend signal transmission features are ideal choice for the 8-10Gbps high speed DP Alt signal integrity solutions.

## **Features**

- $\rightarrow$  DP-Alt 4-channel Redriver and DeMux (DP 2-ch and USB 2-ch)
- $\rightarrow$  Latency-free USB Read/Write Transfer rate and DisplayPort Redriver Link Training for variable video frame rate control
- $\rightarrow$  DP1.4 (8.1 Gbps) and USB3.1 Gen 2 (10 Gbps) standard compliant
- Î Type-C DP/USB mode selection: DP only, USB only, DP/ USB split modes
- $\rightarrow$  Natively support Transparent DisplayPort Link training with Non-blocking No-latency Linear ReDriver
- $\rightarrow$  Independently controlled EQ/Gain/Swing signal outputs for DisplayPort and USB modes
- $\rightarrow$  Type-C Plug and Aux Flipping controls through I2C slave pins
- $\rightarrow$  Slave I2C support only. I2C speed up to 1MHz
- $\rightarrow$  Auto power saving circuit
- $\rightarrow$  Single Power Supply: 3.3V

## **Applications**

- $\rightarrow$  Notebook, Desktop and AIO personal computers
- **→** DP-Alt Monitors and Displays
- $\rightarrow$  Active DP-Alt Cables/Adapters



**Figure 1-1 Type-C Connector inside PCs**



**Figure 1-2 DP-Alt to DP Active Cables**

## **Ordering Information**



Notes:

1. EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.

2. See http://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/

3. E = Pb-free and Green

 $4. X$  suffix = Tape/Reel

<span id="page-1-0"></span>



# **2. General Information**

## **2.1 Revision History**



## **2.2 Family Products Comparison**



<span id="page-2-0"></span>

**PI3DPX1207B**

## **2.3 PI3DPX1207 Redriver Switching Preset modes**



<span id="page-3-0"></span>



## **2.4 Other Related Products**





A product Line of **4** PERICOM<sup>®</sup>

**PI3DPX1207B** 

## **Contents**



<span id="page-5-0"></span>



# **3. Pin Configuration**

## **3.1 Package Pin-out**



**Figure 3-1 42-TQFN package pin-out (PI3DPX1207B)**

<span id="page-6-0"></span>

## **3.2 Pin Description**







**PI3DPX1207B**



<span id="page-8-0"></span>

# **4. Functional Description**

## **4.1 Product Feature Details**

General Features

- $\rightarrow$  DP-Alt HBR3 8.1Gbps mode and USB3.1 10Gbps Type-C application
- $\rightarrow$  Flexible DP-Alt mode switching between USB3.1 Gen2 and DP 8.1Gbps
- $\rightarrow$  Ultra Low standby power with auto power saving for the DisplayPort and USB mode
- $\rightarrow$  Selectable adjustment of receiver Equalization, Flat gain, -1dB compression linear output swing
- $\rightarrow$  Built-in control logic for Type-C plug/unplug normal and flipping orientations
- $\rightarrow$  Active Linear ReDriving for signal integrity
- → Except the EN pin, I2C\_EN, I2C address pins, IN\_HPD and I2C I/O pins, all other pin setting will be ignored in the I2C mode.
- $\rightarrow$  Slave I2C only. I2C speed up to 1MHz
- $\rightarrow$  The I2C I/O buffer supports the 1.8V/3.3V signal condition
- $\rightarrow$  IN\_HPD could be selected as active high or active low by I2C mode ( byte4 [1])
- $\rightarrow$  Single power supply 3.3±0.3V

#### DisplayPort 1.4

- $\rightarrow$  DP LT-transparent through linear Redriver design
- $\rightarrow$  Hot Plug Detect

USB 3.1 Gen 2

- $\rightarrow$  Selectable input termination between 50 $\Omega$  to VDD, 67k $\Omega$  to VbiasRx or 67k $\Omega$  to GND.
- $\rightarrow$  Selectable output termination between 50 $\Omega$  to VbiasTx, 4.5k $\Omega$  to VbiasTx or Hi-Z with receiver termination detection.
- $\rightarrow$  Possible operation modes: PD, Unplug, deep slumber mode, slumber mode and active mode.
- $\rightarrow$  Receives and transmits the signal in unplug, deep slumber mode and active mode.
- $\rightarrow$  Active mode: The channel is always ready to transmit. No Ton/Toff due to the signal detector in this mode.
- $\rightarrow$  Slumber mode, Deep slumber mode and Unplug mode: The channel is partially/fully off due to the power saving. Signal detector is monitoring the input signal actively. If the input signal is detected, the channel will switch to the active mode. ON-time is operation mode selection dependent.

<span id="page-9-0"></span>



## **4.2 Functional Block Diagram**



**Figure 4-1 PI3DPX1207B DP-Alt ReDriver block diagram**

<span id="page-10-0"></span>



**PI3DPX1207B**

## **4.3 The Operating mode control**

## **4.3.1 Preset DP-Alt Channel mapping control**







**PI3DPX1207B**

![](_page_11_Picture_209.jpeg)

Note:

1) CONF[2:0] pins and CONF[3:0] (I2C 0x3[7:4]) with mode description. Both Pin and I2C mode can access below setting

2) The high speed channels don't do any flip action. Only the AUX channel is flipped.

3) Set the I2C reg byte12 bit2 DP\_HPD\_PIN\_EN#=1 if the target channel is not controlled by the IN\_HPD pin.

### **4.3.2 IN\_HPD control**

#### **Table 4-1. DP\_HPD\_PIN\_EN# register can enable the IN\_HPD control**

![](_page_11_Picture_210.jpeg)

#### **4.3.3 IN\_HPD assert and De-assert De-bounce timer**

![](_page_11_Picture_211.jpeg)

<span id="page-12-0"></span>![](_page_12_Picture_0.jpeg)

![](_page_12_Picture_2.jpeg)

**PI3DPX1207B**

## **4.4 EQ/FG/SW controls**

![](_page_12_Picture_471.jpeg)

## **4.4.1 Flat Gain Setting**

#### **Table 4-3. FG 4-level input selection pins for the DC gain**

![](_page_12_Picture_472.jpeg)

## **4.4.2 Output -1 dB Compression point output swing setting**

#### **Table 4-4. SW selection pins for the -1dB compression point output swing setting**

![](_page_12_Picture_473.jpeg)

![](_page_13_Picture_0.jpeg)

**PI3DPX1207B**

## **4.4.3 I2C mode: 0x5[1:0] to 0x8[1:0]**

![](_page_13_Picture_101.jpeg)

## **4.4.4 Chip Enable Setting:**

#### **Table 4-5. Channel EN enable pin**

![](_page_13_Picture_102.jpeg)

<span id="page-14-0"></span>![](_page_14_Picture_0.jpeg)

![](_page_14_Picture_1.jpeg)

## **4.5 USB mode**

In the low power mode, the signal detector will still be monitoring the input channel. If a channel is in low power mode and the input signal is detected, the corresponding channel will wake-up immediately. If a channel is in low power mode and the signal detector is idle longer than 6ms, the receiver detection loop will be active again. If load is not detected, then the Channel will move to Device Unplug Mode and monitor the load continuously. If load is detected, it will return to Low Power Mode and receiver detection will be active again per 6ms.

![](_page_14_Picture_179.jpeg)

#### **Table 4-6. The I/O termination resistance under different conditions**

Notes: (1) The value of Rin-RxDet will be updated only after the receiver evaluation has been done. Thus, the value can be 50Ω or 67kΩ pull-low.

<span id="page-15-0"></span>![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_1.jpeg)

## **4.6 DisplayPort mode**

By default, all channels will go to active modes if IN\_HPD = 1. The ON/OFF of each DP channel is controlled by the Aux lane count.

#### **4.6.1 DisplayPort Main Link**

The electrical sub-block of a DP Main-Link consists of up to four differential pairs. The DP TX drives doubly terminated, AC-coupled differential pairs, as shown in Figure 3-34 in a manner compliant with the Main-Link Transmitter electrical specification.

![](_page_15_Figure_6.jpeg)

**Figure 4-2 DisplayPort Main Link Connection Diagram**

![](_page_15_Picture_227.jpeg)

![](_page_15_Picture_228.jpeg)

![](_page_16_Figure_0.jpeg)

![](_page_16_Figure_1.jpeg)

### **4.6.2 DisplayPort Aux Channel**

The AUX CH of DP is a half-duplex, bidirectional channel. The DP device with DPTX such as a Source device is the master of the AUX CH (called AUX CH Requester), while the device with DPRX such as a Sink device is the slave (AUX CH Replier). As the master, the Source device must initiate a Request Transaction, to which the Sink device responds with a Reply Transaction.

The system design of a DFP\_D on a USB Type-C connector connected to a UFP\_D on a USB Type-C connector using a USB Type-C to USB Type-C Cable. The 2MΩ pull-down resistors on SBU1 and SBU2 are representative of the leakage of ESD and EMI/RFI components including termination to ensure no floating nodes, and are intended to show compliance with SBU Termination in USB Type-C r1.1. The plug orientation switch may be replaced by AUX polarity inversion logic in the DisplayPort transmitter or receiver, controlled by the plug orientation detection mechanism associated with the USB Type-C Receptacle. Note: The 3.3V levels in the Adaptors are derived from VCONN because not all DisplayPort UFP\_D devices provide DP\_PWR.

![](_page_16_Figure_5.jpeg)

**Figure 4-4 AUX Signaling Using USB Type-C to USB Type-C Cables**

![](_page_17_Picture_0.jpeg)

![](_page_17_Picture_1.jpeg)

![](_page_17_Figure_2.jpeg)

**Figure 4-5 DisplayPort Aux Channel Connection**

<span id="page-18-0"></span>![](_page_18_Picture_0.jpeg)

![](_page_18_Picture_1.jpeg)

# **4.7 I2C Programming**

## **4.7.1 I2C Address**

![](_page_18_Picture_219.jpeg)

![](_page_18_Picture_220.jpeg)

Note: A0, A1, A2 are pin-strapping selectable

### **4.7.2 I2C Feature Summary**

- I2C interface operates as a slave device.
- The device supports Bulk read/write
- Support operating speed up to 1MHz
- Supported 7-bit addressing
- The data byte format is 8-bit bytes with the most significant bit (MSB) first.
- Will never hold the clock line SCL LOW to force the master into a wait state.
- No response when the data on common bus is matched to the device address.
- When I2C\_EN=0, all registers become RO byte.
- If I2C master want read/write invalid register, i.e. the I2C slave just write/read from a dummy RO register with FF by default.

### **4.7.3 Acknowledge**

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, it will pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse as indicated in the I2C Data Transfer diagram. It will generate an acknowledge after each byte has been received.

#### **4.7.4 Data Transfer**

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, it will watch the next byte of information for a match with its address setting. When a match is found it will respond with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit, except for the last byte of a read cycle which ends with a stop bit. Data is transferred with the most significant bit (MSB) first. It will never hold the clock line SCL LOW to force the master into a wait state.

#### **4.7.5 Start & Stop Condition**

A HIGH to LOW transition on the SDA line, while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition, as shown in the figure below

![](_page_19_Picture_0.jpeg)

![](_page_19_Picture_1.jpeg)

![](_page_19_Figure_3.jpeg)

![](_page_19_Figure_4.jpeg)

A master-transmitter addressing a slave receiver with a 7-bit address. The transfer direction is not changed

![](_page_19_Figure_6.jpeg)

A master reads a slave immediately after the first byte.

![](_page_19_Figure_8.jpeg)

**Figure 4-6 Block read/write protocol**

<span id="page-20-0"></span>![](_page_20_Picture_0.jpeg)

![](_page_20_Picture_1.jpeg)

# **4.8 Detail Programming Registers**

## **4.8.1 Register Default Summary**

#### **Table 4-9. Programming Register Map**

![](_page_20_Picture_885.jpeg)

![](_page_21_Picture_0.jpeg)

**PI3DPX1207B**

![](_page_21_Picture_292.jpeg)

## **4.8.2 BYTE 0 (Revision and Vendor ID Register)**

## **4.8.3 BYTE 1 (Device Type/Device ID register)**

![](_page_21_Picture_293.jpeg)

## **4.8.4 BYTE 2 (Byte count register)**

![](_page_21_Picture_294.jpeg)

![](_page_22_Picture_0.jpeg)

**PI3DPX1207B**

## **4.8.5 BYTE 3 (Mode control)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, This byte is Read/Write register.

![](_page_22_Picture_295.jpeg)

## **4.8.6 BYTE 4 (Override the power down control)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, this byte is Read/Write register.

![](_page_22_Picture_296.jpeg)

![](_page_23_Picture_0.jpeg)

![](_page_23_Picture_2.jpeg)

**PI3DPX1207B**

## **4.8.7 BYTE 5 (Equalization, Flat gain and -1dB linear Swing setting of CON\_RX2)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, this byte is Read/Write register.

![](_page_23_Picture_412.jpeg)

### **4.8.8 BYTE 6 (Equalization, Flat gain and -1dB linear Swing setting of CON\_TX2)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, this byte is Read/Write register.

![](_page_23_Picture_413.jpeg)

### **4.8.9 BYTE 7 (Equalization, Flat gain and -1dB linear Swing setting of CON\_TX1)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, this byte is Read/Write register.

![](_page_23_Picture_414.jpeg)

![](_page_24_Picture_0.jpeg)

![](_page_24_Picture_2.jpeg)

**PI3DPX1207B**

## **4.8.10 BYTE 8 (Equalization, Flat gain and -1dB linear Swing setting of CON\_RX1)**

If I2C\_EN=0, this byte is Read Only register. If I2C\_EN=1, this byte is Read/Write register.

![](_page_24_Picture_266.jpeg)

## **4.8.11 BYTE 9 (RESERVED)**

## **4.8.12 BYTE 10 (Feature control of the CON\_RX2 and CON\_TX2)**

• CON2 represents CON\_RX2 and CON\_TX2

![](_page_24_Picture_267.jpeg)

![](_page_25_Picture_0.jpeg)

![](_page_25_Picture_1.jpeg)

## **4.8.13 BYTE 11 (Feature control of the CON\_RX1 and CON\_TX1)**

![](_page_25_Picture_264.jpeg)

![](_page_25_Picture_265.jpeg)

## **4.8.14 BYTE 12 (Threshold, feature Enable/Disable and timing setting)**

![](_page_25_Picture_266.jpeg)

### **4.8.15 BYTE 13 - 31 : Reserved**

<span id="page-26-0"></span>![](_page_26_Picture_0.jpeg)

![](_page_26_Picture_1.jpeg)

# **5. Electrical Specification**

## **5.1 Absolute Maximum Ratings**

![](_page_26_Picture_224.jpeg)

(1) Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to beyond the absolute maximum rating conditions for extended periods may affect inoperability and degradation of device reliability and performance.

## **5.2 Recommended Operating Conditions**

Over operating temperature range (unless otherwise noted)

![](_page_26_Picture_225.jpeg)

Notes:

(1) Allowed supply noise (mVpp sign wave) under typical condition

(2) Industrial temperature -40 to +85 °C can be guaranteed by design. Commercial temperature 0 to +70 °C is supported by the production-tested.

## **5.3 Thermal Information**

![](_page_26_Picture_226.jpeg)

<span id="page-27-0"></span>![](_page_27_Picture_0.jpeg)

![](_page_27_Picture_2.jpeg)

**PI3DPX1207B**

## **5.5 Power Consumption**

Over operating temperature range (unless otherwise noted)

![](_page_27_Picture_347.jpeg)

## **5.6 AC/DC Characteristics**

Over operating temperature range (unless otherwise noted)

## **5.6.1 LVCMOS I/O DC Specifications**

![](_page_27_Picture_348.jpeg)

![](_page_28_Picture_0.jpeg)

![](_page_28_Picture_2.jpeg)

**PI3DPX1207B**

## **5.6.2 USB Differential Channel**

![](_page_28_Picture_356.jpeg)

![](_page_29_Picture_0.jpeg)

![](_page_29_Picture_2.jpeg)

**PI3DPX1207B**

![](_page_29_Picture_356.jpeg)

![](_page_30_Picture_0.jpeg)

![](_page_30_Picture_2.jpeg)

**PI3DPX1207B**

![](_page_30_Picture_183.jpeg)

Note:

(1) Measured using a vector-network analyzer (VNA) with -15dbm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with 50Ω.

(2) Subtract the Channel Gain from the Total Gain to get the Actual Crosstalk

![](_page_31_Picture_0.jpeg)

![](_page_31_Picture_2.jpeg)

**PI3DPX1207B**

## **5.6.3 DisplayPort Differential Channel**

![](_page_31_Picture_331.jpeg)

## **5.6.4 Hot Plug/Unplug Detect Circuitry**

![](_page_31_Picture_332.jpeg)

![](_page_32_Picture_0.jpeg)

![](_page_32_Picture_1.jpeg)

![](_page_32_Figure_3.jpeg)

1) Trace card between TP1 and TP2 is designed to emulate 6-48" of FR4. Trace width -4 mils,100Ω differnetial impedance

- 2) All jitter is measured at a BER of 10-9
- 3) Residual jitter reflects the total jitter measured at TP4 jitter minus TP1 jitter
- 4) VDD = 3.3V, RT =  $50\Omega$
- 5) The input signal from JBERT does not have any pre-emphasis.

**Figure 5-1 AC Electrical Parameter test setup**

![](_page_32_Figure_10.jpeg)

![](_page_32_Figure_11.jpeg)

#### **Figure 5-2 High-speed Chanel Test Circuit**

![](_page_32_Figure_13.jpeg)

**Figure 5-3 Intra and Inter-pair Differential Skew definition**

![](_page_33_Picture_0.jpeg)

![](_page_33_Picture_1.jpeg)

![](_page_33_Figure_3.jpeg)

**Figure 5-4 Definition of Peak-to-peak Differential voltage**

![](_page_33_Figure_5.jpeg)

**Figure 5-5 NEXT Crosstalk definition** 

![](_page_34_Picture_0.jpeg)

![](_page_34_Picture_2.jpeg)

**PI3DPX1207B**

![](_page_34_Figure_4.jpeg)

![](_page_34_Figure_5.jpeg)

**Figure 5-7 Noise test configuration**

![](_page_35_Picture_0.jpeg)

![](_page_35_Picture_2.jpeg)

**PI3DPX1207B**

#### **5.6.5 I2C Bus SCL/SDA Specification**

![](_page_35_Picture_267.jpeg)

Notes:

(1) Recommended value.

(2) Recommended maximum capacitance load per bus segment is 400pF.

(3) Compliant to I2C physical layer specification.

(4) VIL = 0.4V and VIH = 1.2V because the silicon needs to support both SCL/SDA with 1.8V/3.3V signaling level.

![](_page_36_Picture_0.jpeg)

SDA

t f

ī

S

П

ŋ

j. ጘ

f,

 $\blacksquare$ 

 $\blacksquare$ 

 $\blacksquare$ 

 $\mathbf{J}$ 

t HD;STA

t HD;DAT

**HIGH** 

t LOW

**SCL** 

![](_page_36_Figure_1.jpeg)

tSU;STO <sup>P</sup> <sup>S</sup>

 $\blacksquare$ 

 $\blacksquare$ 

 $\blacksquare$ 

 $\blacksquare$ 

f

**Figure 5-8 Definition of timing for F/S-mode on the I2C-bus**

 $Sr$   $\blacksquare$ 

п

П

t,

tSU;STA

<span id="page-37-0"></span>![](_page_37_Picture_0.jpeg)

![](_page_37_Picture_1.jpeg)

# **6. Applications**

#### **Note:**

Information in the following applications sections is not part of the component specification, and does not warrant its accuracy or completeness. Customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **6.1 Channel connection diagram**

![](_page_37_Figure_7.jpeg)

**Figure 6-1 Source-side Host to USB Type-C Connector connection diagram**

![](_page_37_Figure_9.jpeg)

## **6.2 Type-C AC-cap connection diagram**

Note: AC-cap is recommanded for potential Type-C Sink Device compatibility (interoperability) issues because of the different Type-C legacy implementation, not latest Type-C Logo compiant devices.

### **Figure 6-2 AC-capacitor circuits in the high speed channel for Type-C and DP-captive cable**

<span id="page-38-0"></span>![](_page_38_Picture_0.jpeg)

![](_page_38_Picture_1.jpeg)

## **6.3 SiGe BiCMOS vs. CMOS Redrivers Jitter performance**

Linear SiGe Redriver jitter test result was shown below. As known, SiGe Redriver can cover most of the Notebook PC routing trace length.

![](_page_38_Picture_100.jpeg)

![](_page_38_Figure_6.jpeg)

#### 6Gbps(3GHz) BiCmos Linear ReDriver Jitter Measurement Data

![](_page_38_Picture_101.jpeg)

![](_page_38_Figure_9.jpeg)

![](_page_38_Figure_10.jpeg)

**Figure 6-3 SiGe BiCmos vs CMOS Redriver performance comparison**

<span id="page-39-0"></span>![](_page_39_Picture_0.jpeg)

![](_page_39_Picture_2.jpeg)

**PI3DPX1207B**

## **6.4 Redriver Placement Consideration**

## **6.4.1 USB3.1 10Gbps System Design Challenges**

- Jitter budget is basis for Tx and Rx compliance specs.
- Loss budget is basis for compliance channels, including pad cap, package, PCB routing

#### **Table 6-1. USB channel Jitter Budget**

![](_page_39_Picture_264.jpeg)

## **6.4.2 Typical Routing Configuration**

![](_page_39_Figure_11.jpeg)

![](_page_39_Figure_12.jpeg)

![](_page_39_Figure_13.jpeg)

### **Figure 6-4 Redriver placement in the Source-side application**

![](_page_40_Picture_0.jpeg)

![](_page_40_Picture_2.jpeg)

**PI3DPX1207B**

## **6.4.3 Type-C 10Gbps PCB routing estimates examples**

#### **Table 6-2. USB channel estimated FR-4 Trace Length with discrete Mux and Redriver**

![](_page_40_Picture_196.jpeg)

Note:

(1) These are estimates only. Work with your supplier to determine actual supported length.

(2) Estimates assume silicon pad cap, jitter & swing at recommended / allowed by spec, direct route on PCB from package to Type C™ receptacle, integrated mux has no significant impact on silicon pad cap.

(3) Actual lengths also depend upon silicon (swing, jitter, EQ, pad cap), package (loss,impedance, crosstalk) and PCB materials.

### **6.4.4 PCB Crosstalk Minimization recommendation**

Breakout Tx and Rx I/O on different PCB layers.

- Non-interleaved routing. Eliminates a key source of near end crosstalk.
- Places requirements on Tx & Rx I/O placement as shown below.

![](_page_40_Figure_15.jpeg)

**Figure 6-5 Breakout Tx and Rx I/O on different PCB layers**

<span id="page-41-0"></span>![](_page_41_Picture_0.jpeg)

![](_page_41_Picture_1.jpeg)

# **6.5 Channel Output Eye Signal vs. EQ/FG/SW Setting (For ES samples Information Only) 6.5.1 Trace Test Board Insertion Loss Informations**

![](_page_41_Figure_3.jpeg)

**Figure 6-6 Trace Board PCB FR-4 Insertion Loss Profile**

![](_page_41_Figure_5.jpeg)

![](_page_41_Figure_6.jpeg)

**Figure 6-7 Eye Width Height vs. EQ setting curves at 8.1Gbps**

![](_page_42_Picture_0.jpeg)

**PI3DPX1207B**

## **6.5.3 Channel Output waveforms**

Test condition: Output Eye Opening with Input Equalization, 8.1Gbps, Vdd=3.0V, Using PRBS 2^23-1 pattern, Input Swing=1000mVd, Output Swing= 1000mV; FG=0dB, Direction: AP\_TX2 to CON\_RX2, I2C Byte 03 = 0x92h (USB3+2-Lane DP)

F

\* 그 제품 미포자자자 프랑스 - 스타이

C 2 A 3 2 Date Aquita Section 3 Tay Edmutter

![](_page_42_Figure_7.jpeg)

![](_page_42_Figure_9.jpeg)

![](_page_42_Figure_10.jpeg)

**MA BOOK ES DE MARIE AVEC A BOOK ES DE STEEL AVE** 

![](_page_42_Figure_11.jpeg)

Trace=6-in, EQ=7.5dB Trace=18-in, EQ=11.6dB Trace=24-in, EQ=12.9dB

![](_page_42_Figure_13.jpeg)

Trace=30-in, EQ=14.5dB Trace=36-in, EQ=14.8dB Trace=48-in, EQ=17.1dB

![](_page_42_Figure_15.jpeg)

**Figure 6-8 Output Eye Opening with EQ setting at DP1.4 8.1 Gbps**

![](_page_43_Picture_0.jpeg)

![](_page_43_Picture_1.jpeg)

Output Eye Opening with Input Equalization, 10Gbps, Using PRBS 2^23-1 pattern, Input Swing=1000mVd, Output Swing= 1000mV; FG=0dB, Direction: AP\_TX2 to CON\_RX2, I2C Byte 03 = 0x92h(USB3+2-Lane DP)

![](_page_43_Picture_5.jpeg)

![](_page_43_Figure_7.jpeg)

#### Trace=6-in, EQ=9.2dB Trace=12-in, EQ=10.2dB Trace=18-in, EQ=10.2dB

![](_page_43_Figure_9.jpeg)

![](_page_43_Figure_11.jpeg)

![](_page_43_Figure_13.jpeg)

#### Trace=24-in, EQ=15dB Trace=30-in, EQ=16.4dB Trace=36-in, EQ=16.8dB

![](_page_43_Figure_15.jpeg)

**Figure 6-9 Output Eye Opening with EQ setting at USB3.1 Gen2 10Gbps** 

![](_page_44_Picture_0.jpeg)

![](_page_44_Picture_2.jpeg)

**PI3DPX1207B**

## **6.5.4 IDD(mA) changes vs. Gain and Swing**

#### DP Mode, CONF[3:0]=0010 at (25 °C)

![](_page_44_Picture_279.jpeg)

<span id="page-45-0"></span>![](_page_45_Picture_0.jpeg)

**PI3DPX1207B**

## **6.6 Reference Application Schematics**

• Aux CH & SBU1/2 polarity connection between host and PI3DPX1207 is swapped.

![](_page_45_Figure_5.jpeg)

**Figure 6-10 Reference EVB demo board application schematic** 

<span id="page-46-0"></span>![](_page_46_Picture_0.jpeg)

**PI3DPX1207B**

## **6.7 Type-C System Block diagram**

## **6.7.1 PD Controller controls Type-C Redriver**

In order to allow manufacturer to change EQ setting without modifying PD Controller's firmware,

- PD Controller vendor shall reserve 8x6=48bytes writable registers to store PI3DPX1207 EQ table.
- EC writes the EQ table into PD Controller every time the system is powered up or reset.
- PD Controller writes corresponding EQ/FG/SW settings and features into PI3DPX1207 byte4, 5, 6, 7, 8 and 12 via I2C every time before changing channel mapping setting byte3.
- When DP mode is selected and HPD is low, turn on PI3DPX1207 Aux switch via I2C byte4 and byte12.
- When HPD is high, enable display via I2C byte4 and byte12

This facilitates PI3DPX1207 EQ/FG/SW settings' tuning by manufacturer.

![](_page_46_Figure_12.jpeg)

**Figure 6-11 Source-side System block diagram with PD controller**

![](_page_46_Picture_397.jpeg)

![](_page_46_Picture_398.jpeg)

![](_page_47_Picture_0.jpeg)

![](_page_47_Picture_1.jpeg)

## **6.7.2 Case B: EC controls Type-C Redriver**

- 1) EC vendor shall reserve 8x6=48bytes writable registers to store PI3DPX1207 EQ table.
- 2) EC initializes PI3DPX1207 every time the system is powered up or reset.
- 3) EC reads channel mapping setting from PDC and writes corresponding EQ/FG/SW settings and features into PI3DPX1207 byte4, 5, 6, 7, 8 and 12 via I2C first, then change channel mapping setting via I2C byte3.
- 4) When DP mode is selected and HPD is low, turn on PI3DPX1207 Aux switch via I2C byte4 and byte12.
- 5) When HPD is high, enable display via I2C byte4 and byte12.

![](_page_47_Figure_8.jpeg)

**Figure 6-12 Source-side System block diagram with TCPC controller**

<span id="page-48-0"></span>![](_page_48_Picture_0.jpeg)

![](_page_48_Picture_2.jpeg)

**PI3DPX1207B**

## **6.8 Programming Guide**

## **6.8.1 EC and PD Control Flow**

![](_page_48_Figure_6.jpeg)

HPD Status Update:

#### if HPD is high,

{

First, PD Controller set IN\_HPD pin high. Then, do below enable display:

{ Enable all DP channels via I2C byte4 bit[7:4] Enable IN\_HPD pin via I2C byte12 bit2 Please refer to pi3dpx1207\_hpd() sample code.

}

{

If HPD is low

First, do below to turn-on AUX switch: {

Keep one DP channel on via I2C byte4 bit[7:4] Disable IN\_HPD pin via I2C byte12 bit2 Please refer to pi3dpx1207\_hpd() sample code }

Then, PD Controller set IN HPD low.

}

![](_page_49_Picture_0.jpeg)

![](_page_49_Picture_1.jpeg)

## **6.8.2 I2C Multi-Byte Read / I2C Block Read using i2c\_smbus\_read\_i2c\_block\_data()**

Example:

```
//Read PI3DPX1207 I2C reg from BYTE0 to BYTE len-1
//return value: no of byte read
int pi3dpx1207_readn( struct i2c_client *client, u8 len, u8 *val)
{
```

```
//Read I2C Byte0 to Byte len-1
return i2c_smbus_read_i2c_block_data(client, 0, len, val);
```
}

```
//Read PI3DPX1207 I2C reg Byte N
//return value: Byte N
```

```
int pi3dpx1207_read( struct i2c_client *client, u8 N)
{
```

```
u8 \text{ data}[\text{N+1}];int res;
```

```
//Read I2C Byte0 to Byte N
res = pi3dpx1207_readn(client, N+1, &data);
```

```
if (res >0)
          return data[N];
```

```
return res;
```
### **6.8.3 I2C Multi-Byte Write compared to I2C Block Write using i2c\_smbus\_write\_i2c\_block\_data()**

```
Example:
```
}

```
//Write PI3DPX1207 I2C reg from BYTE0 to BYTE len-1
//return value: no of byte written
int pi3dpx1207_writen( struct i2c_client *client, u8 len, u8 *val)
{
        //Write I2C Byte0 to Byte len-1
        If (len > 1) return i2c_smbus_write_i2c_block_data(client, *val[0], len, val[1]);
        return i2c_smbus_write_byte(client, *val[0]);
}
//Write PI3DPX1207 I2C reg Byte N
//return value: no of byte written
```
![](_page_50_Picture_0.jpeg)

![](_page_50_Picture_1.jpeg)

```
u8 \text{ data}[\text{N+1}];int res;
//Read I2C Byte0 to Byte N
res = pi3dpx1207_readn(client, N+1, &data);
if (res >0)
{
          data[N]=val;
          return pi3dpx1207_writen(client, N+1, &data);
}
return res;
```

```
}
```
{

## **6.8.4 Read/Write Byte 3 with OP\_MODE 0x03[7:4] to set channel mapping control CONF[3:0]**

- 0000 Safe State
- 0001 Safe State
- 0010 4 lane DP1.4 + AUX
- 0011 4 lane DP1.4 + AUX Flipped
- 0100 1 lane USB3.x (AP\_CH1)
- 0101 1 lane USB3.x (AP\_CH1) Flipped
- 0110 USB3 (AP\_CH1) + 2 lane DP1.4 (AP\_CH2) + AUX
- $\bullet$  0111 USB3 (AP\_CH1) + 2 lane DP1.4 (AP\_CH2) + AUX Flipped

```
Example:
//Write PI3DPX1207 Byte 3 to set channel mapping control
//input: confg 
//return value: no of byte written
int pi3dpx1207_set_channel_mapping (struct i2c_client *client, u8 confg)
{
```

```
//Read byte 3
int reg = pi3dpx1207_read(client, 3)
```

```
if (\text{reg} < 0)
```

```
 return 0;
```

```
reg &= 0x0F;
reg = (confg <<4);
```

```
return pi3dpx1207_write(client, 3, reg);
```
}

/Read PI3DPX1207 Byte 3 to get channel mapping state //return value: Byte3

![](_page_51_Picture_0.jpeg)

![](_page_51_Picture_1.jpeg)

```
int pi3dpx1207_get_channel_mapping (struct i2c_client *client)
{
        int reg = pi3dpx1207_read(client, 3)
        if (reg > 0)
```

```
{
         reg &= 0xF0;return (reg >>4);
}
return reg;
```
## **6.8.5 Write Byte 4 with PD\_CONx[7:4] and Byte 12 to set HPD state**

Example:

}

```
const u8 eq_fg_sw[8][6] = {"PI3DPX1207 I2C Setting Table"}
```
//Write PI3DPX1207 Byte 4 to set HPD state //return value: no of byte written

```
int pi3dpx1207_hpd(struct i2c_client *client, u8 hpd)
{
```

```
u8 data[13];
         //Read byte3
         int confg = pi3dpx1207_get_channel_mapping(client);
         data[0] = 0;data[1] = 0;data[2] = 0;data[3] = config;config = config \rightarrow 4;data[4] = eq_fg_sw[conf][0];if (hpd)
         {
                  if ((\text{config} == 2) || (\text{config} == 3)) //If HPD is high, power on DP channels by clear bits[7:4] of byte 4.
                            data[4] = eq_fg_sw[conf][0] \& 0x0F;else if (config == 6)data[4] = eq_fg_sw[conf][0] \& 0xCF;else if (confg ==7)data[4] = eq_fg_sw[conf][0] \& 0x3F;}
         data[5] = eq_fg_sw[config][1];data[6] = eq_fg_sw[config][2];data[7] = eq_fg_sw[config][3];
```
![](_page_52_Picture_0.jpeg)

**PI3DPX1207B**

```
data[8] = eq_fg_sw[config][4];data[9] = 0;data[10] = 0;data[11] = 0;if (hpd)
         //If HPD is high, enable IN_HPD pin by clear bit2 of byte12
        data[12] = eq_fg_sw[config][5] & 0xFB;
else
         data[12] = eq_fg_sw[config][5]; res = pi3dpx1207_writen(client,13, &data);
if (res <13)
return 0; //Fail
```
return res;

}

## **6.8.6 Write Byte 4 ~8 and 12 to set EQ/FG/SW and features**

Example:

```
const u8 eq_fg_sw[8][6] = {"PI3DPX1207 I2C Setting Table"}
```

```
//Write PI3DPX1207 Byte 4 to Byte 8 and Byte 12 to set Equalization, Flat gain, Swing and features.
//return 0 if fail
//input: confg
```

```
int pi3dpx1207_set_eq_fg_sw(struct i2c_client *client, u8 confg)
```
{

```
u8 data[13];
```

```
data[0] = 0;data[1] = 0;data[2] = 0;data[3] = 0;data[4] = eq_fg_sw[config][0];data[5] = eq_fg_sw[config][1];data[6] = eq_fg_sw[config][2];data[7] = eq_fg_sw[config][3];data[8] = eq_fg_sw[config][4];data[9] = 0;data[10] = 0;data[11] = 0;data[12] = eq_fg_sw[config][5];res = pi3dpx1207_writen(client,13, &data);
if (res <13)
return 0; //Fail
```
![](_page_53_Picture_0.jpeg)

**PI3DPX1207B**

return res;

#### } **6.8.7 Initialization**

const u8 eq\_fg\_sw[8][6] = {"PI3DPX1207 I2C Setting Table"}

Example:

//PI3DPX1207 Init routine //return 0 if fail int pi3dpx1207\_init(struct i2c\_client \*client) {

return pi3dpx1207\_set\_eq\_fg\_sw(struct i2c\_client \*client, 0)

}

<span id="page-54-0"></span>![](_page_54_Picture_0.jpeg)

**PI3DPX1207B**

## **6.9 PCB Layout Guideline**

## **6.9.1 General Power and Ground Guideline**

To provide a clean power supply for Diodes high-speed device, few recommendations are listed below:

- Power (VDD) and ground (GND) pins should be connected to corresponding power planes of the printed circuit board directly without passing through any resistor.
- The thickness of the PCB dielectric layer should be minimized such that the VDD and GND planes create low inductance paths.
- One low-ESR 0.1uF decoupling capacitor should be mounted at each VDD pin or should supply bypassing for at most two VDD pins. Capacitors of smaller body size, i.e. 0402 package, is more preferable as the insertion loss is lower. The capacitor should be placed next to the VDD pin.
- One capacitor with capacitance in the range of 4.7uF to 10uF should be incorporated in the power supply decoupling design as well. It can be either tantalum or an ultra-low ESR ceramic.
- A ferrite bead for isolating the power supply for Diodes high-speed device from the power supplies for other parts on the printed circuit board should be implemented.
- Several thermal ground vias must be required on the thermal pad. 25-mil or less pad size and 14-mil or less finished hole are recommended.

![](_page_54_Figure_12.jpeg)

**Figure 6-13 Decoupling Capacitor Placement Diagram**

![](_page_55_Picture_0.jpeg)

**PI3DPX1207B**

## **6.9.2 High-speed Differential Signal Routing**

Well-designed layout is essential to prevent signal reflection:

- For 90Ω differential impedance, width-spacing-width micro-strip of 6-7-6 mils is recommended; for 100Ω differential impedance, width-spacing-width micro-strip of 5-7-5 mils is recommended.
- Differential impedance tolerance is targeted at ±15%.

![](_page_55_Picture_73.jpeg)

**Figure 6-14 Trace Width and Clearance of Micro-strip and Strip-line**

![](_page_56_Picture_0.jpeg)

![](_page_56_Picture_1.jpeg)

- Soldermask  $(e_1 = 3.6 + 1.0.2)$ **Trace Width Trace Trace Width** 0.5 - 1.2 mils, +/- 0.5 (in between/sides) **Spacing**  $0.1 - 0.5$  mils (on top) L1- Top - Signal<br>(plated  $1/2oz$  Cu)  $2.0$  mils,  $+0.8/-0.5$  $\mathcal{E} t = 4.1, +1.0.3$ 4.4 mils,  $+/$ - 0.6 Pre-preg L2 - Reference/VCC 1.4 mils,  $+/- 0.2$ 47 mils, +/- 5 Core L3 - Reference/VSS 1.4 mils,  $+/- 0.2$  $\mathcal{E} t = 4.1, +/-0.3$ 4.4 mils,  $+/$ - 0.6 Pre-preg L4- Bottom - Signal 2.0 mils, +0.8/-0.5 (plated 1/2oz Cu) Soldermask  $(\epsilon_1 = 3.6 + 0.2)$ 0.5 - 1.2 mils, +/- 0.5 (in between/sides)  $0.1 - 0.5$  mils (on top)
- For micro-strip, using 1/2oz Cu is fine. For strip-line in 6+ PCB layers, 1oz Cu is more preferable.

![](_page_56_Figure_4.jpeg)

![](_page_56_Figure_5.jpeg)

**Figure 6-16 6-Layer PCB Stack-up Example**

![](_page_57_Picture_0.jpeg)

![](_page_57_Picture_1.jpeg)

• Ground referencing is highly recommended. If unavoidable, stitching capacitors of 0.1uF should be placed when reference plane is changed.

![](_page_57_Figure_3.jpeg)

**Figure 6-17 Stitching Capacitor Placement**

- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.
- To keep the reference unchanged, stitching vias must be used when changing layers.
- Differential pair should maintain symmetrical routing whenever possible. The intra-pair skew of micro-strip should be less than 5 mils.

![](_page_57_Figure_9.jpeg)

**Figure 6-18 Layout Guidance of Matched Differential Pair**

- For minimal crosstalk, inter-pair spacing between two differential micro-strip pairs should be at least 20 mils or 4 times the dielectric thickness of the PCB.
- Wider trace width of each differential pair is recommended in order to minimize the loss, especially for long routing. More consistent PCB impedance can be achieved by a PCB vendor if trace is wider.
- Differential signals should be routed away from noise sources and other switching signals on the printed circuit board.
- To minimize signal loss and jitter, tight bend is not recommended. All angles α should be at least 135 degrees. The inner air gap A should be at least 4 times the dielectric thickness of the PCB.

![](_page_58_Picture_0.jpeg)

**Figure 6-19 Layout Guidance of Bends**

Stub creation should be avoided when placing shunt components on a differential pair.

![](_page_58_Figure_3.jpeg)

**Figure 6-20 Layout Guidance of Shunt Component**

Placement of series components on a differential pair should be symmetrical. AC Cap Pads

![](_page_58_Figure_6.jpeg)

**Figure 6-21 Layout Guidance of Series Component**

![](_page_59_Picture_0.jpeg)

![](_page_59_Picture_1.jpeg)

• Stitching vias or test points must be used sparingly and placed symmetrically on a differential pair.

![](_page_59_Figure_3.jpeg)

**Figure 6-22 Layout Guidance of Stitching Via**

<span id="page-60-0"></span>![](_page_60_Picture_0.jpeg)

**PI3DPX1207B**

# **6.10 DP/USB Compliance Test 6.10.1 DP1.4 Compliance Test Report**

# **Test Report**

# **Overall Result: PASS**

![](_page_60_Picture_109.jpeg)

#### **Figure 6-23 DisplayPort Compliance Test Report**

![](_page_60_Picture_110.jpeg)

![](_page_60_Picture_111.jpeg)

![](_page_61_Picture_0.jpeg)

![](_page_61_Picture_1.jpeg)

## **6.10.3 USB3 Compliance Test Report**

# **Test Report**

#### **Overall Result: PASS**

![](_page_61_Picture_75.jpeg)

## **Summary of Results**

![](_page_61_Picture_76.jpeg)

#### **Margin Thresholds** Warning  $< 2 %$

Critical  $< 0.96$ 

![](_page_61_Picture_77.jpeg)

### **Figure 6-24 USB3 Compliance Test Report**

<span id="page-62-0"></span>![](_page_62_Picture_0.jpeg)

![](_page_62_Picture_1.jpeg)

# **7. Mechanical/Packaging Information**

## **7.1 Mechanical Outline**

![](_page_62_Figure_5.jpeg)

![](_page_62_Figure_6.jpeg)

<span id="page-63-0"></span>![](_page_63_Picture_0.jpeg)

![](_page_63_Picture_1.jpeg)

## **7.2 Part Marking Information**

Our standard product mark follows our standard part number ordering information, except for those products with a speed letter code. The speed letter code mark is placed after the package code letter, rather than after the device number as it is ordered. After electrical test screening and speed binning has been completed, we then perform an "add mark" operation which places the speed code letter at the end of the complete part number.

![](_page_63_Figure_4.jpeg)

![](_page_63_Figure_5.jpeg)

![](_page_63_Picture_6.jpeg)

YY: Year WW: Workweek 1st X: Assembly Code 2nd X: Fab Code

![](_page_63_Figure_8.jpeg)

<span id="page-64-0"></span>![](_page_64_Picture_0.jpeg)

**PI3DPX1207B**

## **7.3 Tape & Reel Materials and Design**

#### **Carrier Tape**

The Pocketed Carrier Tape is made of Conductive Polystyrene plus Carbon material (or equivalent). The surface resistivity is 106 Ohm/sq. maximum. Pocket tapes are designed so that the component remains in position for automatic handling after cover tape is removed. Each pocket has a hole in the center for automated sensing if the pocket is occupied or not, thus facilitating device removal. Sprocket holes along the edge of the center tape enable direct feeding into automated board assembly equipment. See Figures 3 and 4 for carrier tape dimensions.

#### **Cover Tape**

Cover tape is made of Anti-static Transparent Polyester film. The surface resistivity is 10<sup>7</sup>Ohm/Sq. Minimum to 10<sup>11</sup>Ohm sq. maximum. The cover tape is heat-sealed to the edges of the carrier tape to encase the devices in the pockets. The force to peel back the cover tape from the carrier tape shall be a MEAN value of 20 to 80gm (2N to 0.8N).

#### **Reel**

The device loading orientation is in compliance with EIA-481, current version (Figure 2). The loaded carrier tape is wound onto either a 13-inch reel, (Figure 4) or 7-inch reel. The reel is made of Antistatic High-Impact Polystyrene. The surface resistivity 107 Ohm/ sq. minimum to  $10^{11}$ Ohm/sq. max.

![](_page_64_Figure_10.jpeg)

**Figure 7-4 Tape & Reel label information**

![](_page_64_Figure_12.jpeg)

**Figure 7-5 Tape leader and trailer pin 1 orientations**

![](_page_65_Picture_0.jpeg)

![](_page_65_Picture_2.jpeg)

**PI3DPX1207B**

![](_page_65_Figure_4.jpeg)

**Figure 7-6 Standard embossed carrier tape dimensions**

![](_page_65_Picture_435.jpeg)

#### **Table 7-1. Constant Dimensions**

#### **Table 7-2. Variable Dimensions**

![](_page_65_Picture_436.jpeg)

NOTES:

1. A0, B0, and K0 are determined by component size. The cavity must restrict lateral movement of component to 0.5mm maximum for 8mm and 12mm wide tape and to 1.0mm maximum for 16,24,32, and 44mm wide carrier. The maximum component rotation within the cavity must be limited to 20o maximum for 8 and 12 mm carrier tapes and 10o maximum for 16 through 44mm.

2. Tape and components will pass around reel with radius "R" without damage.

3. S1 does not apply to carrier width ≥32mm because carrier has sprocket holes on both sides of carrier where Do≥S1.

4. So does not exist for carrier ≤32mm because carrier does not have sprocket hole on both side of carrier.

![](_page_66_Picture_0.jpeg)

![](_page_66_Picture_2.jpeg)

**PI3DPX1207B**

![](_page_66_Figure_4.jpeg)

#### **Table 7-3. Reel dimensions by tape size**

![](_page_66_Picture_210.jpeg)

#### NOTE:

A. If reel diameter A=178 ±2.0mm, then the corresponding hub diameter (N(min) will by 60 ±2.0mm. If reel diameter A=330±2.0mm, then the corresponding hub diameter (N(min)) will by 100±2.0mm.

<span id="page-67-1"></span>![](_page_67_Picture_0.jpeg)

![](_page_67_Picture_1.jpeg)

# **8. Important Notice**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages. Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com

<span id="page-67-0"></span>**-**

单击下面可查看定价,库存,交付和生命周期等信息

[>>Diodes Incorporated\(达迩科技\(美台\)\)](https://www.oneyac.com/brand/925.html)