

**4-Bit I2C-Bus and SMBus Low Power I/O Port**

**Features**

- ➔ Operation Power Supply Voltage from 2.3V to 5.5V
- ➔ 4-bit I<sup>2</sup>C-Bus GPIO with 5V Tolerant I/Os
- ➔ Polarity Inversion Register
- ➔ Low Current Consumption
- ➔ 0Hz to 1MHz Clock Frequency
- ➔ Noise Filter on SCL/SDA Inputs
- ➔ Power-on Reset
- ➔ Four I/O pins Default to Four Inputs with 100kΩ Pullup Resistor
- ➔ ESD Protection (4KV HBM and 1KV CDM)
- ➔ Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- ➔ Halogen and Antimony Free. "Green" Device (Note 3)
- ➔ Offered in Three Different Packages:
  - SOIC-8(W)
  - MSOP-8(U)
  - UDFN-8(ZW)

**Description**

The PI4IOE5V9536 provides 4 bits of general purpose parallel input/output (GPIO) expansion for I<sup>2</sup>C-bus/ SMBus applications. It includes features like higher driving capability, 5V tolerance, lower power supply, individual I/O configuration, and smaller packaging. It provides a simple solution when an additional I/O is required for ACPI power switches, sensors, push buttons, LEDs, fans, etc.

The PI4IOE5V9536 consists of 4-bit registers to configure the I/Os as either inputs or outputs and 4-bit polarity registers to change the polarity of the input-port register data. The data for each input or output is kept in the corresponding input-port or output-port register. All registers can be read by the system master.

**Pin Configuration**




Figure 1: SOIC-8 & MSOP-8




Figure 2: UDFN 2x3-8

**Pin Description**

\* I = Input; O = Output; P = Power; G = Ground

Pin	Name	Type	Description
1	IO0	I/O	Input/Output 0
2	IO1	I/O	Input/Output 1
3	IO2	I/O	Input/Output 2
4	GND	G	Supply Ground
5	IO3	I/O	Input/Output 3
6	SCL	I	Serial Clock Line
7	SDA	I/O	Serial Data Line
8	VCC	P	Power Supply

Notes:  
 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.  
 2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.  
 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

## Maximum Ratings

Power Supply .....	-0.5V to +6.0V
Voltage on an I/O pin .....	GND-0.5V to +6.0V
Input Current .....	±20mA
Output Current on I/O pin .....	±50mA
Supply Current .....	85mA
Ground Supply Current .....	100mA
Total Power Dissipation .....	200mW
Operation Temperature .....	-40°C ~85°C
Storage Temperature .....	-65°C ~150°C
Maximum Junction Temperature ,T <sub>j</sub> (max) .....	125°C

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Static Characteristics

VCC = 2.3V to 5.5V; GND = 0V; Tamb = -40°C to +85°C; unless otherwise specified.

Table 2: Static Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Power Supply</b>						
VCC	Supply Voltage	—	2.3	—	5.5	V
I <sub>CC</sub>	Supply Current	Operating mode; VCC = 5.5V; no load; f <sub>SCL</sub> = 1MHz,	—	100	150	μA
		Operating mode; VCC = 2.3V; no load; f <sub>SCL</sub> = 1MHz	—	20	40	μA
I <sub>stb</sub>	Standby Current	Standby mode; VCC = 5.5V; no load; V <sub>I</sub> = GND; f <sub>SCL</sub> = 0 kHz; I/O = inputs	—	225	350	μA
		Standby mode; VCC = 5.5V; no load; V <sub>I</sub> = VCC; f <sub>SCL</sub> = 0 kHz; I/O = inputs	—	0.25	1	μA
V <sub>POR</sub>	Power-on Reset Voltage <sup>[1]</sup>	—	—	1.16	1.41	V
<b>Input SCL, Input/Output SDA</b>						
V <sub>IL</sub>	Low-Level Input Voltage	—	-0.5	—	+0.3VCC	V
V <sub>IH</sub>	High-Level Input Voltage	—	0.7VCC	—	5.5	V
I <sub>OL</sub>	Low-Level Output Current	V <sub>OL</sub> = 0.4V	3	6	—	mA
I <sub>L</sub>	Leakage Current	V <sub>I</sub> = VCC = GND	-1	—	1	μA
C <sub>i</sub>	Input Capacitance	V <sub>I</sub> = GND	—	6	10	pF

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>I/Os</b>						
V <sub>IL</sub>	Low-Level Input Voltage	—	-0.5	—	+0.81	V
V <sub>IH</sub>	High-Level Input Voltage	—	+1.8	—	5.5	V
I <sub>OL</sub>	Low-Level Output Current	VCC = 2.3V; V <sub>OL</sub> = 0.5V <sup>[2]</sup>	8	10	—	mA
		VCC = 2.3V; V <sub>OL</sub> = 0.7V <sup>[2]</sup>	10	13	—	mA
		VCC = 3.0V; V <sub>OL</sub> = 0.5V <sup>[2]</sup>	8	14	—	mA
		VCC = 3.0V; V <sub>OL</sub> = 0.7V <sup>[2]</sup>	10	19	—	mA
		VCC = 4.5V; V <sub>OL</sub> = 0.5V <sup>[2]</sup>	8	17	—	mA
		VCC = 4.5V; V <sub>OL</sub> = 0.7V <sup>[2]</sup>	10	24	—	mA
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = -8mA; VCC = 2.3V <sup>[3]</sup>	1.8	—	—	V
		I <sub>OH</sub> = -10mA; VCC = 2.3V <sup>[3]</sup>	1.7	—	—	V
		I <sub>OH</sub> = -8mA; VCC = 3.0V <sup>[3]</sup>	2.6	—	—	V
		I <sub>OH</sub> = -10mA; VCC = 3.0V <sup>[3]</sup>	2.5	—	—	V
		I <sub>OH</sub> = -8mA; VCC = 4.75V <sup>[3]</sup>	4.1	—	—	V
		I <sub>OH</sub> = -10mA; VCC = 4.75V <sup>[3]</sup>	4.0	—	—	V
I <sub>LIH</sub>	High-Level Input Leakage Current	VCC = 3.6V; V <sub>1</sub> = VCC	—	—	1	μA
I <sub>LIL</sub>	Low-Level Input Leakage Current	VCC = 5.5V; V <sub>1</sub> = GND	—	—	-100	μA
C <sub>i</sub>	Input Capacitance	—	—	3.7	10	pF
C <sub>o</sub>	Output Capacitance	—	—	3.7	10	pF

**Notes:**

- VCC must be lowered to 0.2V for at least 5μs in order to reset part.
- Each I/O must be externally limited to a maximum of 25mA, and the device must be limited to a maximum current of 100mA.
- The total current sourced by all I/Os must be limited to 85mA.

## Dynamic Characteristics


Table 3: Dynamic Characteristics

Symbol	Parameter	Test Conditions	Standard Mode I <sup>2</sup> C		Fast Mode I <sup>2</sup> C		Fast Mode Plus I <sup>2</sup> C		Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL Clock Frequency	—	0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	—	4.7	—	1.3	—	0.5	—	μs
t <sub>HD;STA</sub>	Hold Time (Repeated) START Condition	—	4.0	—	0.6	—	0.26	—	μs
t <sub>SU;STA</sub>	Setup Time for a Repeated START Condition	—	4.7	—	0.6	—	0.26	—	μs
t <sub>SU;STO</sub>	Setup Time for STOP Condition	—	4.0	—	0.6	—	0.26	—	μs
t <sub>VD;ACK</sub> <sup>[1]</sup>	Data Valid Acknowledge Time	—	—	3.45	—	0.9	—	0.45	μs
t <sub>HD;DAT</sub> <sup>[2]</sup>	Data Hold Time	—	0	—	0	—	0	—	ns
t <sub>VD;DAT</sub>	Data Valid Time	—	—	3.45	—	0.9	—	0.45	μs
t <sub>SU;DAT</sub>	Data Setup Time	—	250	—	100	—	50	—	ns
t <sub>LOW</sub>	LOW Period of the SCL Clock	—	4.7	—	1.3	—	0.5	—	μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	—	4.0	—	0.6	—	0.26	—	μs
t <sub>f</sub>	Fall Time of both SDA and SCL Signals	—	—	300	—	300	—	120	ns
t <sub>r</sub>	Rise Time of both SDA and SCL Signals	—	—	1000	—	300	—	120	ns
t <sub>SP</sub>	Pulse Width of Spikes that must be Suppressed by the Input Filter	—	—	50	—	50	—	50	ns
<b>Port Timing</b>									
t <sub>v(Q)</sub>	Data-Output Valid Time <sup>[3]</sup>	—	—	200	—	200	—	200	ns
t <sub>su(D)</sub>	Data-Input Set-Up Time	—	100	—	100	—	100	—	ns
T <sub>h(D)</sub>	Data-Input Hold Time	—	1	—	1	—	1	—	μs

**Note:**

- t<sub>VD;ACK</sub> = time for acknowledgement signal from SCL LOW to SDA (out) LOW.
- t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL LOW.
- t<sub>v(Q)</sub> measured from 0.7VCC on SCL to 50% I/O output.

**PI4IOE5V9536 Block Diagram**



**Details Description**

**a. Device Address**

Table 4: Device Address

	b7(MSB)	b6	b5	b4	b3	b2	b1	b0
Address Byte	1	0	0	0	0	0	1	R/W

Note: Read “1”, Write “0”

**b. Registers**

**i. Command Byte**

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

Table 5: Command Byte

Command	Register
0	Input Port Register
1	Output Port Register
2	Polarity Inversion Register
3	Configuration Register

**ii. Register 0: Input Port Registers**

This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 2. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

Table 6: Input Port 0 Register

Bit	7	6	5	4	3	2	1	0
Symbol	I7	I6	I5	I4	I3	I2	I1	I0
Default	1	1	1	1	X	X	X	X

**iii. Register 1: Output Port Register**

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as outputs by Registers 3. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 8: Output Port 0 Register

Bit	7	6	5	4	3	2	1	0
Symbol	O7	O6	O5	O4	O3	O2	O1	O0
Default	1	1	1	1	1	1	1	1

**iv. Register 2: Polarity Inversion Register**

This register allows the user to invert the polarity of the input port register data. If a bit in this register is set (written with '1'), the input port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the input port data polarity is retained.

Table 10: Polarity Inversion Port 0 Register

Bit	7	6	5	4	3	2	1	0
Symbol	N7	N6	N5	N4	N3	N2	N1	N0
Default	0	0	0	0	0	0	0	0

**v. Register 3: Configuration Registers**

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. At reset, the I/Os are configured as inputs with a weak pullup to VCC.

Table 12: Configuration Port 0 Register

Bit	7	6	5	4	3	2	1	0
Symbol	C7	C6	C5	C4	C3	C2	C1	C0
Default	1	1	1	1	1	1	1	1


**c. Power-on Reset**

When power is applied to VCC, an internal power-on reset holds the PI4IOE5V9536 in a reset condition until VCC reaches  $V_{POR}$ . At that point, the reset condition is released, and the PI4IOE5V9536 registers and SMBus state machine initialize to their default states. Thereafter, VCC must be lowered below 0.2 V to reset the device. For a power reset cycle, VCC must be lowered below 0.2 V and then restored to the operating voltage.

**d. I/O Port**

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above VCC to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the output port register. Care must be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either VCC or GND.



**e. Bus Transaction**

Data is transmitted to the PI4IOE5V9536 using the write mode as shown in Figure 5. Data is read from the PI4IOE5V9536 using the read mode as shown in Figure 7. These devices do not implement an auto-increment function, so once a command byte is sent, the register that was addressed continues to be accessed by reads until a new command byte is sent.

Figure 5: Write to Output Registers




Figure 6: Write to Polarity Inversion Registers






Figure 7: Read from Registers



Note: Transfer can be stopped at any time by a STOP condition.




Figure 8: Read Input Port Register



**Note:** Transfer of data can be stopped at any moment by a STOP condition. It is assumed that the command byte has previously been set to '00' (read input port register).

**Application Design-in Information**

Figure 9: Typical Application



IO0 configured as outputs.  
IO1, IO2, IO3 configured as inputs.

## Part Marking

U Package

IOE5V9  
536UE  
ABK $\bar{G}$

AB: Date Code (Year & Workweek)

K: Assembly Site Code

G: Wafer Fab Site Code

Bar above "G" means Cu wire

W Package and ZW Package

Top mark not available at this time. To obtain advanced information regarding the top mark, contact your local sales representative.

**PI4IOE5V9536**

**Packaging Mechanical**  
SOIC-8 (W)

SYMBOLS	MIN.	NOM.	MAX.
A	—	—	1.75
A1	0.10	—	0.25
A2	1.25	—	—
b	0.31	—	0.51
c	0.10	—	0.25
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27 BSC		
L	0.40	—	1.27
h	0.25	—	0.50
$\theta^\circ$	0	—	8

UNIT : mm


**NOTE :**  
 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES  
 2. DIMENSIONS EXCLUDE BURRS, MOLD FLASH OR PROTRUSIONS  
 3. REFER JEDEC MS-012

<b>PERICOM</b> Enabling Serial Connectivity	DATE: 02/21/14
DESCRIPTION: 8-Pin, 150mil-Wide, SOIC	
PACKAGE CODE: W (W8)	
DOCUMENT CONTROL #: PD-1001	REVISION: G

15-0103

**PI4IOE5V9536**

**MSOP-8 (U)**




PKG DIMENSIONS(MM)		
SYMBOL	Min.	Max.
A	--	1.10
A1	0.00	0.15
A2	0.75	0.95
b	0.22	0.38
c	0.08	0.23
D	2.80	3.20
E	4.65	5.15
E1	2.80	3.20
e	0.65 BSC	
L	0.40	0.80
L1	0.95 REF	
θ	0°	8°

**NOTE:**

1. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES IN DEGREES.
2. REFER JEDEC MO-187F/AA
3. PACKAGE OUTLINE DIMENSIONS DO NOT INCLUDE MOLD FLASH AND METAL BURR.

**UDFN-8 (ZW)**



16-0176

**For latest package information:**

See <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>.

**Ordering Information**

Part Number	Package Code	Package Description
PI4IOE5V9536WEX	W	8-Pin, 150mil-Wide (SOIC)
PI4IOE5V9536UEX	U	8-Pin, Mini Small Outline Package (MSOP)
PI4IOE5V9536ZWEX	ZW	8-Pin, 2x3 (UDFN)

- Notes:**
- No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
  - See <http://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
  - Thermal characteristics can be found on the company web site at [www.diodes.com/design/support/packaging/](http://www.diodes.com/design/support/packaging/)
  - E = Pb-free and Green
  - X suffix = Tape/Reel

**IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

**LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
1. are intended to implant into the body, or
  2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated  
www.diodes.com

单击下面可查看定价，库存，交付和生命周期等信息

[>>Diodes Incorporated\(达达科技\(美台\)\)](#)