



HDMI™1.4 Redriver Source-side Application

Features

- → HDMITM 1.4 compliant re-driver
- → Operation upto 3.4 Gbps per lane (340MHz pixel clock)
 - 4K x 2K 24Hz(297MHz)
 - 3D Video formats(1080p, 1080i, 720p)
- → Support up to 48-bit per pixel Deep ColorTM
- → Convert low-swing DC or AC coupled differential input
 - Open-drain current steering Rx terminated differential output
 - Support Dual Mode DisplayPort source devices
- → Provide Output Squelch function to turn off TMDS common mode output buffer when TMDS clock is not present
- → Built-in Rx sense detection function
- → Programmable equalizer, emphasis and amplitude settings to achieve optimized HDMI signal integrity
- → Integrated Passive DDC level shifter
 - □ 3.3V source to 5V sink
- → Idle clock detection function for output squelch and auto standby
- → Programmable input TMDS termination control (on or off)
- → 3.3V Power supply required
- → Integrated ESD protection on I/O pins
 - □ 8kV contact per IEC61000-4-2, level 4
 - □ 8kV HBM
- → Packaging
 - □ Pb-free & Green
 - □ 32-contact TQFN (ZL)Description

Application

- → Notebook computers and docking station
- → Set-Top Box(STB)
- → A/V Home entertainment systems
- → Dongle and switch boxes

Description


PI3HDMI511 is TMDS Redriver supporting HDMI 1.4 and DVI specifications up to a data rate of 3.4Gbps with 48-bit per pixel Deep ColorTM. It also support enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.

It converts the DC and AC coupled source devices into the HDMI compliant signal with proper signal swing, espically in the Notebook HDMI and Dual mode DP PC systems.

Programmable termination settings at TMDS input help to avoid the compatibility issue caused by non standard HDMI source to determine the connection status of TMDS channel with proper termination voltage setting.

With Pericom's intelligent power management techniques, the PI3HDMI511 can automatically enter low power states when no valid signal presents on the TMDS link.

Pin Configuration






Pin Description

Description	
1	ed to
5 IN_DI- I 6 IN_DI+ I 7 IN_DO- I 8 IN_DO+ I 9 IN_CLK- I 10 IN_CLK+ I 11 HPD_SRC O HPD output; internal pull-down at 300K ohm 12 SDA_SRC IO DDC Data on source side 13 SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_S0 I TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up 17 EQ_S0 I If LOW or floating, EQ is set at 9dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) 18 OUT_CLK+ O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D2+ O 25 OUT_D2+ O 26 OUT_D2- O	
6 IN_D1+ I 7 IN_D0- I 8 IN_D0+ I 9 IN_CLK- I 10 IN_CLK+ I 11 HPD_SRC O HPD output; internal pull-down at 300K ohm 12 SDA_SRC IO DDC Data on source side 13 SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_S0 I TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up 17 EQ_S0 I TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D2+ O 26 OUT_D2+ O 26 OUT_D2- O	
TMDS inputs. R ₁ =50 ohm	
18_D0-	
9 IN_CLK- I 10 IN_CLK+ I 11 HPD_SRC O HPD output; internal pull-down at 300K ohm 12 SDA_SRC IO DDC Data on source side 13 SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_SO I TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down If Internal pull-down 18 OUT_CLK- O 20 OUT_DO- O 21 OUT_DO- O 23 OUT_D1- O 24 OUT_D2- O 25 OUT_D2- O 26 OUT_D2- O	
10	
11 HPD_SRC O HPD output; internal pull-down at 300K ohm 12 SDA_SRC IO DDC Data on source side 13 SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_SO I TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0+ O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
12 SDA_SRC IO DDC Data on source side 13 SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_SO I TMDS output pre-emphasis selection. See OC_SO truth table for functionality. This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs If HIGH, EQ is set at 15dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
SCL_SRC IO DDC Clock on source side 15 Test I Must be tied LOW for normal operation 16 OC_S0 I TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
Test	
TMDS output pre-emphasis selection. See OC_S0 truth table for functionality. This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs If HIGH, EQ is set at 15dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
This pin has internal 100K ohm pull-up	
This pin has internal 100K ohm pull-up TMDS input equalization selection. If LOW or floating, EQ is set at 9dB for all TMDS data inputs If HIGH, EQ is set at 15dB for all TMDS data inputs (please note, TMDS clock input always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
FQ_SO	
EQ_SO	
always set to 3dB EQ) This pin has an internal 100K ohm pull-down 18	
18 OUT_CLK+ O 19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	s are
19 OUT_CLK- O 20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
20 OUT_D0+ O 21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
21 OUT_D0- O 23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
23 OUT_D1+ O 24 OUT_D1- O 25 OUT_D2+ O 26 OUT_D2- O	
23 OUT_DI+ O 24 OUT_DI- O 25 OUT_D2+ O 26 OUT_D2- O	
25 OUT_D2+ O 26 OUT_D2- O	
26 OUT_D2- O	
27 SCL SINK IO Sink side DDC Clock	
- - - - - - -	
28 SDA_SINK IO Sink side DDC Data	
29 HPD_SINK I Sink side hot plug detector input; internal pull-down at 120K ohm.	
Output Enable control. Active low. Internal 100K ohm pull-down. See truth table for functionality.	
1, 22 VDD PWR 3.3V power supply	
14, 31, 32 GND Ground Power Ground	



Block diagram:



Description of Operation

Squelch function:

Squelch control is using low frequency signal detection. When TMDS input clock frequency is less than 10MHz, it will show no input signal. When input signal is not present, IC will enter power-down mode.

Rx-sense detector:

The PI3HDMI511 will check 50 ohm termination resistor(R_T) within HDMI Rx chipset. If the R_T =50 ohm is not present, we assume no valid HDMI Rx is connected.

Therefore, IC will turn off our 50 ohm input termination resistor for all TMDS data and clock channels. When no valid $R_{\rm T}$ = 50 ohm is detected in the HDMI Receiver, the IC will enter to the power-down mode.

OC_S0 Truth Table

TMDS Output Pre-emphasis Setting

OC_S0 (internal pull-up)	Single-end Vswing (mV)	Pre-emphasis (dB)
0	500	0 (open drain)
1	500	2.5 (open drain)

Note

For clock channel, pre-emphesis value is fixed to 0 dB.

For CLK channel, the EQ value is fixed to 3dB.

TMDS Input Equalization Setting /OE Truth Table

EQ_S0	Equalization (dB)
0	9dB
1	15dB

/OE	Operation
0	Normal Operation Mode
1	Power Down Mode



Absolute Maximum Ratings

<u>~</u>				
Item	Rating			
Supply Voltage to Ground Potential	5.5V			
All Inputs and Outputs	-0.5V to V _{DD} +0.5V			
Storage Temperature	-65 to +150°C			
Junction Temperature	150°C			
Soldering Temperature	260°C			

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Unit
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	3.0	3.3	3.6	V

DC Specification

Parameter	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage			3.3		V
I_{DD}	V _{DD} Supply Current	Output Enable (open drain 500mV single-ended 0dB pre-emphasis)		120	150	mA
Idd_Squelch	Supply Current in squelch mode	Input TMDS signal not valid, /OE = Low		11	13	mA
Idd_Rx Sense	supply current when no 50ohm detected in Rx	Input TMDS is valid, but 50ohm Rx Sense(RXSEN) is not detected /OE = Low		4	5	mA
I _{stb}	Standby mode	V _{DD} =3.6V, HPD_SINK=0, /OE = High		4	5	mA
V _{OL_HPD}	Open Drain Output Low Voltage	$I_{OL} = 4 \text{ mA}$	0		0.4	V
Iorr upp	Off leakage current	V_{DD} =0, V_{IN} =3.6 V			20	
I _{OFF_HPD} Off leakage current	$V_{DD}=0$, $V_{IN}=5.5V$			40	」 ∧ │	
Ion rep	Open drain Output leakage	V _{DD} =3.6, V _{IN} =3.6V			20	μΑ
I _{OZ_HPD}	current	$V_{\rm DD}$ =3.6, $V_{\rm IN}$ =5.5 V			40	



TIDD OD	177					
HPD_SIN	1	O. Tur	26		2.6	
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I _{IH}	High level digital input current	V _{IH} =VDD	25		40	μΑ
I_{IL}	Low level digital input current	$V_{IL} = GND$	-10		10	μΑ
V_{IH}	High level digital input voltage	V_{DD} =3.3 V	2.0			V
V_{IL}	Low level digital input voltage		0		0.8	V
•	Parameter	Conditions	Min.	Тур.	Max.	
Control P	in (/OE)					
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I_{IH}	High level digital input current	V _{IH} =VDD	30		45	μΑ
$I_{\rm IL}$	Low level digital input current	$V_{IL} = GND$	-10		10	μΑ
V_{IH}	High level digital input voltage		2.0			V
V_{IL}	Low level digital input voltage		0		0.8	V
DDC Cha	nnel Block					
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C _{IO}	Input/Output capacitance	V _I peak-peak = 1V, 100 KHz		10		pF
R _{ON}	On resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	Ω
V _{pass}	Switch Output voltage	V _I =3.3V, I _I =100uA V _{DD} =3.3V, External pull-up to VDD(15K ohm ~ 5K ohm)	1.5	2.0	2.5	V

Control Pins(OC_S0 with 100K ohm pull-up)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I_{IH}	High level logic input current	V _{IH} =VDD			10	μΑ
I_{IL}	Low level logic input current	V _{IL} =GND		35	50	μΑ

Control Pins(EQ_S0 with 100K ohm pull-down)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I_{IH}	High level logic input current	V _{IH} =VDD	·	35	50	μΑ
I_{IL}	Low level logic input current	V _{IL} =GND			10	μΑ

TMDS Differential Pins

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
--------	-----------	------------	------	------	------	-------	--

P-0.2







V _{OH}	Single-ended high level output voltage		V _{DD} -10		V _{DD} +10	mV
V _{OL}	Single-ended low level output voltage		V _{DD} -600		V _{DD} -400	mV
V_{swing}	Single-ended output swing voltage		400		600	mV
$V_{\mathrm{OD(O)}}$	Overshoot of output differential voltage ⁽¹⁾	$V_{DD} = 3.3V$, Rout=50 ohm			180	mV
$V_{\mathrm{OD}(\mathrm{U})}$	Undershoot of output differential voltage (2)				200	mV
V _{OD(U)}	Change in steady-state common-mode output voltage between logic				5	mV
т	Short Circuit output current		-12		12	4
I_{OS}	Short Circuit output current	at double termination mode	-24		24	mA
V _{I(open)}	Single-ended input voltage under high impedance input or open	$I_{\rm I} = 10 { m uA}$	V _{DD} -10		V _{DD} +10	mV
R _T	Input termination resistance	$V_{\rm IN} = 2.9 V$	45	50	55	Ω
I _{OZ}	Leakage current with Hi-Z I/O	$V_{\rm DD}$ = 3.6V, /OE=High			10	μΑ

Note:

- 1. Overshoot of output differential voltage $V_{OD(O)} = (V_{SWING(MAX)} * 2) * 15\%$,
- 2. Undershoot of output differential voltage $V_{OD(U)} = (V_{SWING(MIN)} * 2) * 25\%$



AC Characteristics (Over recommended operating conditions unless otherwise noted)

TMDS Differential Pins

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{pd}	Propagation delay	V _{DD} = 3.3V, Rout = 50-ohm			2000	
t _r	Differential output signal rise time (20% - 80%)				190	ps
t_{f}	Differential output signal fall time (20% - 80%)				190	
t _{sk(p)}	Pulse skew			10	50	
t _{sk(D)}	Intra-pair differential skew			23	50	
t _{sk(o)}	Inter-pair differential skew				100	
t _{jit(pp)}	Peak-to-peak output jitter CLK residual jitter	Data Input = 1.65 Gbps HDMI data pattern CLK Input = 165 MHz clock		15	30	ps
t _{jit(pp)}	Peak-to-peak output jitter DATA Residual Jitter			18	50	
t _{en}	Enable time				1000	
t _{dis}	Disable time				10	ns

DDC I/O Pins (SCL_SRC, SCL_SINK, SDA_SRC, SDA_SINK)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{pd(DDC)}	Propagation Delay	$C_{\rm L} = 10 \rm pF$		0.4	2.5	ns

Control and Status Pins (HPD_SINK, HPD)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{pd(HPD)}	Propagation Delay	$C_L = 10 pF$, pull-up resistor=1K ohm, Open drain output		10		ns



Packaging Mechanical: 32-Contact TQFN (ZL)



09-0125

Please check for the latest package information on the Pericom web site at www.pericom.com/packaging/.



Related DisplayPort/Dual Mode DisplayPort Products

Part Number	Product Description	Availability
PI3HDMI1201	DisplayPort 1.2 Re-driver with built-in AUX listener	Now
PI3VDP1430	Dual Mode DisplayPort to HDMI Level Shifter and Re-driver Now	
PI3HDMI611	3.4G HDMI1.4 Re-driver for Sink application, supporting Dual Mode DisplayPort	Now
PI3VDP3212	2-Lane DisplayPort1.2 Compliant Switch	Now
PI3VDP12412	4-Lane DisplayPort1.2 Compliant Switch	Now
PI3HDMI412AD	1:2 Active 3.4Gbps HDMI1.4 compliant Splitter/Re-driver	Now
PI3HDMI521	2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Source Application	Now
PI3HDMI621	2:1 3.4Gbps HDMI1.4 Switch/Re-driver with built-in ARC and Fast Switching support for Sink Application	Now
PI3HDMI336	3:1 Active 3.4Gbps HDMI Switch/Re-driver with I ² C control and ARC Transmitter	Now

Reference Information

Document	Description
AN	PI3HDMI511 HDMI1.4 Application Note
VESA	VESA DisplayPort Standard Version 1 Revision 2, Video Electronics Standards Association, January 5, 2010 VESA DisplayPort Dual-Mode Standard Version 1, Video Electronics Standards Association, February 10, 2012 VESA DisplayPort Interoperability Guideline Version 1.1a, Video Electronics Standards Association, February 5, 2009
HDMI	High-Definition Multimedia Interface Specification Version 1.4, HDMI Licensing, LLC, June 5, 2009

Ordering Information

Ordering Number	Package Code	Package Description
PI3HDMI511ZLE	ZLE	Pb-free & Green 32-Contact TQFN

[•] Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

- E = Pb-free and Green
- X suffix = Tape/Reel

P-0.2







Revision Histroy

Date	Changes
07/19/12	Add Tr in the block diagram, IDD,Istb with Passive DDC level shifter.

www.pericom.com

07/10/12



Appendix A: Generic Application Information

Eye Diagram Performance:




Figure 1: Eye Diagram at 1920x1080p 48bit Deep Color with 48" Input Trace, 9dB Equalization, 500mV Swing, 2.5dB Preemphasis.

07/10/12



Measurement setup:




Figure 2: Test Setup of AC-coupled TMDS Input




Figure 3: Test Setup of DC-coupled TMDS Input

07/10/12



Application Information:




Figure 4: Application Diagram

For more detailed application information, please refer to "PI3HDMI511_HDMI_ApplicationInformation.doc".



Recommended Power Supply Decoupling Circuit

Figure 5 is the recommended power supply decoupling circuit configuration. It is recommended to put a 0.1µF decoupling capacitors on each VDD pin of our part. Four 0.1µF decoupling capacitors are put in Figure 5 with an assumption of only four VDD pins on our

On top of 0.1µF decoupling capacitor on each VDD pin, it is recommended to put a

10μF decoupling capacitor near our part's VDD for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 5 Recommended Power Supply Decoupling Circuit Diagram

07/10/12



Requirements on the Decoupling Capacitors

- i: There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.
- ii: 0.1uF decoupling capacitor in 0402 package is recommended.

Layout and Decoupling Capacitor Placement Consideration

- i. Each 0.1µF decoupling capacitor should be placed as close as possible to each VDD pin.
- ii. VDD and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to VDD and GND planes directly.
- iv. The width between the traces should be as wide as possible.
- v. Trace length should be as short as possible.
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10μF capacitor should also be placed close to our part and should be placed in the middle location of 0.1μF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same VDD and GND planes, since large current flowing on our VDD or GND planes will generate a potential variation on the VDD or GND of our part.






Figure 6 Layout and Decoupling Capacitor Placement Diagram



Appendix B: Evaluation Board Schematic and Layout





单击下面可查看定价,库存,交付和生命周期等信息

>>Diodes Incorporated(达迩科技(美台))