

## Description

The APR34309CA is a secondary side Combo IC, which combines an N-Channel MOSFET and a driver circuit designed for synchronous rectification (SR) in DCM operation. It also integrates output voltage detect function for primary side control system.

The N-Channel MOSFET has been optimized for low gate charge, low  $R_{DS(ON)}$ , fast switching speed and body diode reverse recovery performance.

The synchronous rectification can effectively reduce the secondary side rectifier power dissipation and provide high performance solution. By sensing MOSFET drain-to-source voltage, APR34309CA can output ideal drive signal with less external components. It can provide high performance solution for 5V output voltage application.

Same as AP4341, APR34309CA detects the output voltage and provides a periodical signal when the output voltage is lower than a certain threshold. By fast response to secondary side voltage, APR34309CA can effectively improve the transient performance of primary side control system.


The APR34309CA is available in SO-8EP package.

## Features

- Synchronous Rectification for DCM Operation Flyback
- Eliminate Resonant Ring Interference
- Fast Detector of Supply Voltages
- Fewest External Components
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. "Green" Device (Note 3)**

- Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
  2. See [http://www.diodes.com/quality/lead\\_free.html](http://www.diodes.com/quality/lead_free.html) for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
  3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

## Pin Assignments




Note: The DRAIN pin of internal MOSFET is exposed PAD, which is at the bottom of IC (the dashed box). The secondary current should flow from GND (pin 6,7,8) to this exposed PAD.

SO-8EP

## Applications

- Adapters/Chargers for Cell/Cordless Phones, ADSL Modems, MP3 and Other Portable Apparatus
- Standby and Auxiliary Power Supplies


## Typical Applications Circuit



**Pin Descriptions**

| Pin Number  | Pin Name | Function   |
|-------------|----------|--|
| 1           | DRISR    | Synchronous rectification MOSFET drive.  |
| 2           | VDET     | Synchronous rectification sense input and dynamic function output, connected to DRAIN through a resistor.              |
| 3           | AREF     | Program a voltage reference with a resistor from AREF to GND, to enable synchronous rectification MOSFET drive signal. |
| 4           | VCC      | Power supply, connected with system output.  |
| 5           | DRAIN    | Drain pin of internal MOSFET. The Drain voltage signal can obtain from this pin.                                       |
| 6,7,8       | GND      | Source pin of internal MOSFET, connected to Ground.  |
| Exposed PAD | DRAIN    | Drain pin of internal MOSFET. The secondary current should flow from GND (pin 6.7.8) to this DRAIN pad.                |

**Functional Block Diagram**



**Absolute Maximum Ratings** (Note 4)

| Symbol                                 | Parameter  | Value       | Unit |
|--|--|-------------|------|
| V <sub>CC</sub>                        | Supply Voltage                                       | -0.3 to 7.5 | V    |
| V <sub>DET</sub> , V <sub>DRAIN</sub>  | Voltage at V <sub>DET</sub> , DRAIN Pin              | -2 to 50    | V    |
| V <sub>AREF</sub> , V <sub>DRISR</sub> | Voltage at AREF, DRISR Pin                           | -0.3 to 6   | V    |
| I <sub>D</sub>                         | Continuous Drain Current                             | 20          | A    |
| I <sub>DM</sub>                        | Pulsed Drain Current                                 | 80          | A    |
| P <sub>D</sub>                         | Power Dissipation at T <sub>A</sub> =+25 °C          | 2.2         | W    |
| θ <sub>JA</sub>                        | Thermal Resistance (Junction to Ambient)<br>(Note 5) | 56          | °C/W |
| θ <sub>JC</sub>                        | Thermal Resistance (Junction to Case)<br>(Note 5)    | 12          | °C/W |
| T <sub>J</sub>                         | Operating Junction Temperature                       | +150        | °C   |
| T <sub>STG</sub>                       | Storage Temperature                                  | -65 to +150 | °C   |
| T <sub>LEAD</sub>                      | Lead Temperature (Soldering, 10 sec)                 | +300        | °C   |
| ESD                                    | Charge Device Model                                  | 1000        | V    |

- Notes: 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
5. FR-4 substrate PC board, 2oz copper, with 1 inch<sup>2</sup> pad layout.

**Recommended Operating Conditions**

| Symbol          | Parameter           | Min | Max | Unit |
|-----------------|---------------------|-----|-----|------|
| V <sub>CC</sub> | Supply Voltage      | 3.3 | 5.5 | V    |
| T <sub>A</sub>  | Ambient Temperature | -40 | +85 | °C   |

**Electrical Characteristics** (@ $T_A = +25^\circ\text{C}$ ,  $V_{CC}=5\text{V}$ , unless otherwise specified.)

| Symbol   | Parameter                             | Conditions  | Min   | Typ  | Max   | Unit                  |
|--|---------------------------------------|---|-------|------|-------|-----------------------|
| <b>Supply Voltage ( VCC Pin )</b>                |                                       |   |       |      |       |                       |
| $I_{STARTUP}$                                    | Startup Current                       | $V_{CC}=V_{STARTUP}-0.1\text{V}$  | –     | 100  | 150   | $\mu\text{A}$         |
| $I_{OP}$   | Operating Current                     | VDET pin floating<br>$V_{CC}=V_{TRIGGER}+20\text{mV}$                                 | 40    | 100  | 150   | $\mu\text{A}$         |
| $V_{STARTUP}$                                    | Startup Voltage                       | –   | 2.6   | 3.1  | 3.4   | V                     |
| –  | UVLO                                  | –   | 2.3   | 2.8  | 3.1   | V                     |
| <b>Dynamic Output Section/Oscillator Section</b> |                                       |   |       |      |       |                       |
| $V_{TRIGGER}$                                    | Internal Trigger Voltage              | –   | 5.1   | 5.15 | 5.2   | V                     |
| –  | Duty Cycle                            | –   | 4     | 15   | 18    | %                     |
| $t_{OSC}$  | Oscillation Period                    | $V_{CC}=5\text{V}$  | 18    | 30   | 37.5  | $\mu\text{s}$         |
| $I_{TRIGGER}$                                    | Internal Trigger Current              | $V_{CC}=V_{TRIGGER}$ , VCC/VDET pin is separately connected to a 20 $\Omega$ resistor | 30    | 60   | 80    | mA                    |
| $t_{DIS}$  | Minimum Period                        | –   | 18    | 30   | 37.5  | ms                    |
| $V_{DIS}$  | Discharge Voltage                     | –   | 5.13  | 5.3  | 5.38  | V                     |
| $I_{DIS}$  | Discharge Current                     | $V_{CC}=V_{DIS}+0.1\text{V}$  | 1.5   | 3    | 4.5   | mA                    |
| $V_{DIS}-V_{TRIGGER}$                            | Trigger Discharger Gap                | –   | 30    | 110  | –     | mV                    |
| $V_{OVP}$  | Overshoot Voltage for Discharge       | –   | 5.64  | 5.74 | 5.84  | V                     |
| $I_{OVP}$  | Overshoot Current for Discharge       | $V_{CC}=V_{OVP}+0.1\text{V}$ , VCC pin is connected to a 20 $\Omega$ resistor         | 40    | –    | 100   | mA                    |
| <b>Synchronous Voltage Detect</b>                |                                       |   |       |      |       |                       |
| $V_{THON}$                                       | Gate Turn-on Threshold                | –   | 0     | –    | 1     | V                     |
| $V_{THOFF}$                                      | Gate Turn-off Threshold               | –   | -17   | -10  | -3    | mV                    |
| $t_{DON}$  | Turn-on Delay Time                    | From $V_{THON}$ to $V_{DRISR}=1\text{V}$  | –     | 70   | 130   | ns                    |
| $t_{DOFF}$                                       | Turn-off Propagation Delay Time       | From $V_{THOFF}$ to $V_{DRISR}=3\text{V}$   | –     | 100  | 150   | ns                    |
| $t_{RG}$   | Gate Turn-on Rising Time              | From 1V to 3V, $C_L=4.7\text{nF}$   | –     | 50   | 100   | ns                    |
| $t_{FG}$   | Gate Turn-off Falling Time            | From 3V to 1V, $C_L=4.7\text{nF}$   | –     | 50   | 100   | ns                    |
| $t_{LEB\_S}$                                     | Minimum On Time                       | $(V_{DET}-V_{CC}) \cdot t_{ONP} = 25\text{V}\mu\text{s}$                              | 0.9   | 1.8  | 2.7   | $\mu\text{s}$         |
| $t_{LEB\_L}$                                     |                                       | $(V_{DET}-V_{CC}) \cdot t_{ONP} = 50\text{V}\mu\text{s}$                              | –     | –    | 6.5   |                       |
| $V_{DRISR\_HIGH}$                                | Drive Output Voltage                  | $V_{CC}=5\text{V}$  | 3.7   | –    | –     | V                     |
| $V_{S\_MIN}$                                     | SR Minimum Operating Voltage (Note 6) | –   | –     | –    | 4.5   | V                     |
| $t_{OVP\_LAST}$                                  | Added OVP Discharge Time              | –   | –     | 2.0  | –     | ms                    |
| $K_{qs}$   | (Note 7)                              | $(V_{DET}-V_{CC}) \cdot t_{ONP} = 25\text{V}\mu\text{s}$                              | 0.325 | –    | 0.515 | mA $\cdot\mu\text{s}$ |

Notes: 6. This item specifies the minimum SR operating voltage of  $V_{IN\_DC}$ ,  $V_{IN\_DC} \geq N_{PS} \cdot V_{S\_MIN}$ .  
7. This item is used to specify the value of  $R_{AREF}$ .

**Electrical Characteristics** (@T<sub>A</sub> = +25°C, unless otherwise specified. Cont.)

**MOSFET Static Characteristics**

| Parameters                          | Symbol               | Conditions  | Min | Typ | Max | Unit |
|-------------------------------------|----------------------|---|-----|-----|-----|------|
| Drain to Source Breakdown Voltage   | V <sub>DSS(BR)</sub> | V <sub>GS</sub> =0V, I <sub>D</sub> =0.25mA               | 50  | –   | 100 | V    |
| Gate Threshold Voltage              | V <sub>GS(TH)</sub>  | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.25mA | 0.7 | 1.3 | 2   | V    |
| Zero Gate Voltage Drain Current     | I <sub>DSS</sub>     | V <sub>DS</sub> =50V, V <sub>GS</sub> =0V                 | –   | –   | 1   | μA   |
| Gate to Source Leakage Current      | I <sub>GSS</sub>     | V <sub>GS</sub> =10V, V <sub>DS</sub> =0V                 | –   | –   | 50  | μA   |
| Drain to Source On-state Resistance | R <sub>DS(ON)</sub>  | V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A                 | –   | 8   | –   | mΩ   |

**MOSFET Dynamic Characteristics**

| Parameters                            | Symbol           | Conditions  | Min | Typ  | Max | Unit |
|---------------------------------------|------------------|---|-----|------|-----|------|
| Input Capacitance                     | C <sub>iss</sub> | V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz                     | –   | 4149 | –   | pF   |
| Output Capacitance                    | C <sub>oss</sub> |   | –   | 206  | –   |      |
| Reverse Transfer Capacitance          | C <sub>rss</sub> |   | –   | 159  | –   |      |
| Gate to Source Charge                 | Q <sub>gs</sub>  | V <sub>GS</sub> =0V to 10V, V <sub>DD</sub> =25V, I <sub>D</sub> =15A | –   | 10.3 | –   | nC   |
| Gate to Drain Charge (Miller Charger) | Q <sub>gd</sub>  |   | –   | 8.4  | –   |      |
| Total Gate Charge                     | Q <sub>g</sub>   | V <sub>GS</sub> =4.5V   | –   | 39   | –   |      |
| Gate Resistance                       | R <sub>g</sub>   | –   | –   | 1.8  | –   | Ω    |

## Output Voltage Detect Function Description




Figure 1. Typical Waveforms of APR34309CA

When  $V_{CC}$  is beyond power-on voltage ( $V_{ON}$ ), the APR34309CA starts up. The VDET pin asserts a periodical pulse and the oscillation period is  $t_{osc}$ . When  $V_{CC}$  is beyond the trigger voltage ( $V_{TRIGGER}$ ), the periodical pulse at VDET pin is discontinued. When  $V_{CC}$  is beyond the discharge voltage ( $V_{DIS}$ ), the discharge circuit will be enabled, and a 3mA current ( $I_{DIS}$ ) will flow into VCC pin. When  $V_{CC}$  is higher than the overshoot voltage ( $V_{OVP}$ ), the APR34309CA will enable a discharge circuit, the discharge current ( $I_{OVP}$ ) will last  $t_{OVP\_LAST}$  time. After the  $t_{OVP\_LAST}$  time, APR34309CA will stop the discharge current and detect VCC voltage again. If  $V_{CC}$  is still higher than  $V_{OVP}$ , the  $t_{OVP\_LAST}$  time discharge current will be enabled again. Once the OVP discharge current is asserted, the periodical pulse at VDET pin will be disabled.

When the  $V_{CC}$  falls below the power-off voltage ( $V_{OFF}$ ), the APR34309CA will shut down.

## Operation Description

### MOSFET Driver

The operation of the SR is described with timing diagram shown in Figure 2. APR34309CA monitors the MOSFET drain-source voltage. When the drain voltage is lower than the turn-on threshold voltage  $V_{THON}$ , the IC outputs a positive drive voltage after a turn-on delay time ( $t_{DON}$ ). The MOSFET will turn on and the current will transfer from the body diode into the MOSFET's channel.

In the process of drain current decreasing linearly toward zero, the drain-source voltage rises synchronically. When it rises over the turn off threshold voltage  $V_{THOFF}$ , APR34309CA pulls the drive signal down after a turn-off delay time ( $t_{DOFF}$ ).




Figure 2. Typical Waveforms of APR34309CA

**Operation Description (Cont.)**

**Minimum On Time**

When the controlled MOSFET gate is turned on, some ringing noise is generated. The minimum on-time timer blanks the  $V_{THOFF}$  comparator, keeping the controlled MOSFET on for at least the minimum on time. If  $V_{THOFF}$  falls below the threshold before minimum on time expires, the MOSFET will keep on until the end of the minimum on time.

The minimum on time is in direct proportion to the  $(V_{DET}-V_{CC}) * t_{ONP}$ . When  $(V_{DET}-V_{CC}) * t_{ONP} = 5V * 5\mu s$ , the minimum on time is about 1.8 $\mu s$ .

**The Value and Meaning of AREF Resistor**

As to DCM operation Flyback converter, after secondary rectifier stops conduction the primary MOSFET Drain-to-source ringing waveform is resulted from the resonant of primary inductance and equivalent switch device output capacitance. This ringing waveform probably leads to Synchronous Rectifier error conduction. To avoid this fault happening, APR34309CA has a special function design by means of volt-second product detecting. From the sensed voltage of VDET pin to see, the volt-second product of voltage above  $V_{CC}$  at primary switch on time is much higher than the volt-second product of each cycle ringing voltage above  $V_{CC}$ . Therefore, before every time Synchronous Rectifier turning on, APR34309CA judges if the detected volt-second product of VDET voltage above  $V_{CC}$  is higher than a threshold and then turn on synchronous Rectifier. The purpose of AREF resistor is to determine the volt-second product threshold. APR34309CA has a parameter, Kqs, which converts  $R_{AREF}$  value to volt-second product,

$$Area2 = R_{AREF} * Kqs$$

In general, Area1 and Area3, the value of which should be test on system, depend on system design and are always fixed after system design frozen. As to BCD PSR design, the Area1 value changes with primary peak current value and Area3 value generally keeps constant at all of conditions. So the AREF resistor design should consider the worst case, the minimum primary peak current condition. Since of system design parameter distribution, Area1 and Area3 have moderate tolerance. So Area2 should be designed between the middle of Area1 and Area3 to keep enough design margin.

$$Area3 < R_{AREF} * Kqs < Area1$$




Figure 3. AREF Function

**SR Minimum Operating Voltage**

APR34309CA sets a minimum SR operating voltage by comparing the difference between  $V_{DET}$  and output voltage ( $V_{CC}$ ). The value of  $V_{DET}-V_{CC}$  must be higher than its internal reference, then APR34309CA will begin to integrate the area of  $(V_{DET}-V_{CC}) * t_{ONP}$ . If not, the area integrating will not begin and the SR driver will be disabled.

**SR Turning Off Timing Impact on PSR CV Sampling**

As to synchronous rectification on Flyback power system, SR MOSFET need to turn off in advance of secondary side current decreasing to zero to avoid current flowing reversely. When SR turns off in advance, the secondary current will flow through the body diode. The SR turning off time is determined by the  $V_{THOFF}$  at a fixed system. When  $V_{THOFF}$  is more close to zero, the SR turning on time gets longer and body diode conduction time gets shorter. Since of the different voltage drop between SR MOSFET and body diode, the PSR feedback signal  $V_{FB}$  appears a voltage jump at the time of SR MOSFET turning off. If the PSR CV sampling time  $t_{SAMPLE}$  is close to even behind this voltage jump time, there will be system unstable operation issue or the lower output voltage issue.

**Operation Description (Cont.)**

To ensure stable operating of system, it must be met:

$$t_{BODYDIODE} < t_{ONS} - t_{SAMPLE}$$





Figure 4. SR Turning Off Timing Impact on PSR CV Sampling

**Recommended Application Circuit Parameters**

The two resistors R23 and R24 are used to pass ESD test. The value of R23 and R24 should be over 20Ω and below 47Ω respectively because of the undershoot performance. The package of R23 and R24 should be at least 0805 and there isn't any trace under these two resistors.

C<sub>AREF</sub> is suggested to parallel with AREF resistor to keep the volt-second product threshold stable. And the recommended value of C<sub>AREF</sub> is 20nF. The recommended value of C24 is 100nF.

**Ordering Information**




| Package | Temperature Range | Part Number       | Marking ID   | Packing          |
|---------|-------------------|-------------------|--------------|------------------|
| SO-8EP  | -40 to +85°C      | APR34309CAMPTR-G1 | 34309CAMP-G1 | 4000/Tape & Reel |



**Marking Information**


(Top View)



First and Second Lines: Logo and Marking ID  
 Third Line: Date Code  
 Y: Year  
 WW: Work Week of Molding  
 A: Assembly House Code  
 XX: 7<sup>th</sup> and 8<sup>th</sup> Digits of Batch No.

**Package Outline Dimensions** (All dimensions in mm(inch).)


(1) Package Type: SO-8EP



Note: Eject hole, oriented hole and mold mark is optional.

**Suggested Pad Layout**

(1) Package Type: SO-8EP



| Dimensions | Z<br>(mm)/(inch) | G<br>(mm)/(inch) | X<br>(mm)/(inch) | Y<br>(mm)/(inch) | X1<br>(mm)/(inch) | Y1<br>(mm)/(inch) | E<br>(mm)/(inch) |
|------------|------------------|------------------|------------------|------------------|-------------------|-------------------|------------------|
| Value      | 6.900/0.272      | 3.900/0.154      | 0.650/0.026      | 1.500/0.059      | 3.600/0.142       | 2.700/0.106       | 1.270/0.050      |

NEW PRODUCT

**IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

**LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2017, Diodes Incorporated

[www.diodes.com](http://www.diodes.com)

单击下面可查看定价，库存，交付和生命周期等信息

[>>Diodes Incorporated\(达达科技\(美台\)\)](#)