

### AP72200

HIGH EFFICIENCY SYNCHRONOUS DC-DC BUCK-BOOST CONVERTER WITH 4.3A SWITCHES

### Description

The AP72200 is a high-current synchronous buck-boost converter providing high efficiency, excellent transient response, and high DC output accuracy. The targeted applications are smartphones, tablets, and other handheld devices. The AP72200 utilizes a four-switch H-bridge configuration to support buck and boost operation. The buck-boost provides at least 2A output current.

The current control scheme handles wide input/output voltage ratios and provides low external component count with outstanding performance in line/load transient response and seamless transition between buck and boost modes.

The AP72200 features  $I^2C$  compatible, two-wire serial interface consisting of a bidirectional serial-data line, SDA, and a serial-clock line, SCL. It supports SCL clock rates up to 3.4MHz.

The AP72200 also features UVLO, OTP, and OCP to protect the circuit.


This IC is available in a small 2.125mm × 1.750mm, 20 balls WLCSP package.

### Features

- V<sub>IN</sub> 2.3V to 5.5V
- Output Voltage Range: 2.6V to 5.14V
- 2A Continuous Output Current for V<sub>OUT</sub>=3.4V and V<sub>IN</sub>>2.9V Efficiency Up to 97%
- 2.5MHz Switching Frequency
- I<sup>2</sup>C Interface
- Selectable MODE PFM/PWM
- Ultrasonic Operation Programmable through I<sup>2</sup>C
- Power Good Indicator with 5MΩ Internal Pull-Up
- Adjustable Overcurrent Limit
- Fully Protected for Overcurrent, Short Circuit, Reverse Current
  Protection, Overtemperature, and UVLO
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Notes:

Pin Assignments



TOP VIEW (BALLS SIDE DOWN)


## Applications

- Smartphones
- Tablets
- Portable Consumer Devices

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
  - 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
  - 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



### **Typical Applications Circuit**



#### Figure 1 Typical Application Circuit


#### **Pin Descriptions Pin Number** Pin Function Name 20 BALLS VIN A1 Input supply for the logic control circuitries. OCP program the current limit. LOW will set the OCP threshold to 2A. HIGH will set the OCP threshold to 4.3A. OCP A2 I<sup>2</sup>C can override the MODE pin. See the register for more detail. MODE logic input. LOW for PFM operation. HIGH for forced PWM. MODE A3 There is an internal 5.5M $\Omega$ resistor from MODE and GND to set the IC in PFM if left floating. I<sup>2</sup>C can override the MODE pin. See the register for more detail. SDA A4 I<sup>2</sup>C Data I/O. SCL A5 I<sup>2</sup>C Clock Input. FB B1 Feedback Input. FB senses the output voltage and regulates it. Connect FB to VOUT. Open drain power-good output that is pulled to GND when the output voltage is out of its regulation limits or PG B2 during soft-start interval. Active high by default. There is an internal 5MΩ pull-up resistor to VIO. GND Β3 Analog ground that is used for control. Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator; low to ΕN Β4 turn it off. VIO Β5 Input supply for the I<sup>2</sup>C and PG internal pull-up resistor. VOUT C1, D1 Buck-Boost output. Switch Node 2. SW2 C2, D2 PGND C3, D3 Power Ground. SW1 C4, D4 Switch Node 1. Power Input. Bypass PVIN to GND with a 10µF capacitor to eliminate noise on the input to the IC. See Input **PVIN** C5, D5

Capacitor.



AP72200

### **Functional Block Diagram**





Symbol Parameter		Rating	Unit
V <sub>IN</sub> , PV <sub>IN</sub>	Supply Voltage	-0.3 to +7.0	V
Vout	Output Voltage	-0.3 to +6.0	V
VSW1,VSW2	Switch Node Voltage	-1.0 to +7.0 (DC)	V
V <sub>SW1</sub> ,V <sub>SW2</sub>	Switch Node Voltage	-2.5 to +8.0 (20ns)	V
V <sub>IO</sub>	I <sup>2</sup> C Voltage	-1.0 to +7.0	V
All Other Pins	—	-0.3V to +7.0	V
TJ	Junction Temperature	+150	°C
TL	Lead Temperature	+260	°C
ESD Susceptibility (Note 5)	—	_	_
НВМ	Human Body Model	3000	V
CDM Charged Device Model		1000	V

### Absolute Maximum Ratings (Note 4) (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Notes:

4. Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

be affected by exposure to absolute maximum rating conditions for extended periods of time.
 5. Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

### Thermal Resistance (Note 6)

Symbol	Parameter	Rating	Unit	
θ <sub>JA</sub>	Junction to Ambient	2.125mm × 1.750mm	°C/W	
θ <sub>JC</sub>	Junction to Case	2.125mm × 1.750mm	2	°C/W

Note: 6. Test condition for WLSCSP: Device mounted on FR-4 substrate, four-layer PC board, 2oz copper, with minimum recommended pad layout

### Recommended Operating Conditions (Note 7) (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
PVIN	Supply Voltage	2.3	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	-30	+85	°C

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.



# **Electrical Characteristics** ( $T_A = +25^{\circ}C$ , $V_{IN} = PVIN = EN = 3.6V$ , unless otherwise specified.) Min/Max limits apply across the recommended ambient temperature range, $-30^{\circ}C$ to $+85^{\circ}C$ and input voltage range 2.3V to 5.5V.

Buck-Boost Characteristics							
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
I <sub>IN</sub>	Shutdown Supply Current V <sub>EN</sub> = 0V		_	0.3	1	μA	
		$V_{EN} = V_{IN}$ , Non-Switching, EN_PD BIT = 0	_	20	30	μA	
		$\label{eq:PFM} \begin{array}{l} PFM, \ V_{EN} = V_{IN}, \ V_{IO} {=} 0V, \\ MODE {=} 0 \end{array}$	_	29	45	μA	
l <sub>in</sub>	Supply Current (Quiescent)	Ultrasonic Mode, $V_{EN} = V_{IN}$ , $V_{IO}=0V$ , MODE=0, BB_UMODE=1, BB_FPWM=0	_	180	250	μΑ	
		$\begin{array}{l} PWM,  V_{EN} = V_{IN},  V_{IO} {=} 0V, \\ MODE {=} 1 \end{array}$	_	9	15	mA	
	V <sub>IN</sub> Power On Reset Voltage Threshold, Rising Edge	_	2.150	2.225	2.295	V	
POR/UVLO	Vin, Undervoltage Lock Out Threshold, Falling Edge	_	2.055	2.125	2.230	V	
	Hysteresis	_	50	100	150	mV	
R <sub>DS(ON)1</sub>	High-Side Switch On-Resistance from PVIN to SW1	_		25	40	mΩ	
R <sub>DS(ON)2</sub>	Low-Side Switch On-Resistance from SW1 to PGND	_	_	25	40	mΩ	
R <sub>DS(ON)3</sub>	High-Side Switch On-Resistance from SW2 to VOUT	_	_	25	40	mΩ	
R <sub>DS(ON)4</sub>	Low-Side Switch On-Resistance from SW2 to PGND	_	—	25	40	mΩ	
RDISCHARGE	VOUT Soft Discharge On-Resistance	—	70	100	130	Ω	
Leakage Current SW1/SW2	HS Q1 or HS Q3 Leakage Current	SW1 = 0V or SW2 = 0V. $V_{IN}$ =5.5V, EN=0V	—	_	1	μΑ	
		OCP=0V	1.7	2.0	2.3	A	
ILIMIT	Positive HS Current Limit, Q1	OCP=V <sub>IN</sub>	3.9	4.3	4.7	А	
I <sub>PFMPK</sub>	PFM Peak Current Limit	—	0.85	1.00	1.15	А	
Izc	Zero Cross Current Threshold	—	_	200	—	mA	
INLIMIT	Negative LS Current Limit, Q2	—	1.4	2.0	2.6	А	
Fsw	Oscillator Frequency	Continuous Switching Frequency at Both Buck and Boost Mode	2.1	2.5	2.9	MHz	
		Ultrasonic Mode, BB_UMODE=1, BB_FPWM=0	20	27	_	KHz	
	Output Voltage Range	I <sup>2</sup> C Programmable (20mV step)	2.60	—	5.14	V	
Vout	Default Output Voltage	I <sub>OUT</sub> =0A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=1	3.366	3.400	3.434	V	
	Output Accuracy	I <sub>OUT</sub> =0A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=0	3.349	_	3.46	V	
		PFM, V <sub>IN</sub> =2.3V-5.5V, I <sub>OUT</sub> =0A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=0	_	1.3	_	mV/V	
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	Line Regulation	Ultrasonic Mode, V <sub>IN</sub> =2.3V- 5.5V, I <sub>OUT</sub> =0A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, BB_UMODE=1, BB_FPWM=0		1.7	_	mV/V	
		PWM, V <sub>IN</sub> =2.3V-5.5V, I <sub>OUT</sub> =2A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=1	_	1	_	mV/V	



## Electrical Characteristics (continued)

	PFM, I <sub>OUT</sub> =0A-2A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=0	_	16.5	_	mV/A
Load Regulation	Ultrasonic Mode, I <sub>OUT</sub> =0A-2A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, BB_UMODE=1, BB_FPWM=0	_	16.5	_	mV/A
	PWM, , I <sub>OUT</sub> =0A-2A, Address 0x04, V <sub>OUT</sub> [6:0]=0x28, MODE=1	-	3.5	_	mV/A
Threshold	Percentage of output regulation	75	80	85	%
Thresholds Hysteresis		—	5	_	%
PG LOW	I <sub>PG</sub> Sink = 3mA	_	_	0.4	V
Rising Edge		_	1.5	—	ms
Falling Edge	—	_	3	—	μs
EN/MODE/OCP Logic High	-	1.4	_	—	V
EN/MODE/OCP Logic Low	—	_	—	0.4	V
EN Input Current	$V_{EN} = 5.5V, EN_PD BIT = 0$	—	0.1	—	μA
	$V_{EN} = 0V$	—	0.1	_	μA
	V <sub>OCP</sub> = 5.5V	_	0.1	—	μA
	V <sub>OCP</sub> = 0V	_	0.1	_	μA
	$V_{MODE} = 5.5V$		1	_	μA
MODE Input Current	V <sub>MODE</sub> = 0V	_	0.1	—	μA
Soft Stort Dariad	OCP = 0V	—	0.8	—	<b>~</b>
Son-Start Period	$OCP = V_{IN}$	-	0.12	—	ms
Thermal Shutdown (Note 8)	—	—	150	—	°C
Thermal Hysteresis (Note 8)		_	15	_	°C
aracteristics					
VI Voltage Range	_	1.7	—	5.5	V
SCL, SDA Input High Voltage Threshold	_	0.7 x V <sub>IO</sub>	_	_	V
SCL, SDA Input Low Voltage Threshold	_			0.3 x V <sub>IO</sub>	V
Hysteresis	_	—	0.05 x V <sub>IO</sub>	_	V
Input Current	—	-10	_	10	μA
Input Capacitance	_	—	10	—	pF
Output Low Voltage	I <sub>SINK</sub> = 20mA	_	—	0.4	V
Output Fall Time from VIO to 0.3 × VIO	_		_	120	ns
	Threshold Thresholds Hysteresis PG LOW Rising Edge Falling Edge EN/MODE/OCP Logic High EN/MODE/OCP Logic Low EN Input Current OCP Input Current MODE Input Current MODE Input Current Soft-Start Period Thermal Shutdown (Note 8) Thermal Hysteresis (Note 8) aracteristics VI Voltage Range SCL, SDA Input High Voltage Threshold SCL, SDA Input Low Voltage Threshold Hysteresis Input Current Input Current Input Current Input Current Output Low Voltage Output Low Voltage Output Fall Time from VIO to	$0x04$ , $V_{OUT}$ [6:0]=0x28, MODE=0 Ultrasonic Mode, $I_{OUT}$ =0A-2A, Address 0x04, $V_{OUT}$ [6:0]=0x28, BB_UMODE=1, BB_FPWM=0 PWM, $I_{OUT}$ =0A-2A, Address $0x04$ , $V_{OUT}$ [6:0]=0x28, BB_UMODE=1, BB_FPWM=0 PWM, $I_{OUT}$ =0A-2A, Address $0x04$ , $V_{OUT}$ [6:0]=0x28, MODE=1ThresholdPercentage of output regulationThresholds Hysteresis-PG LOWIPG Sink = 3mARising Edge-Falling Edge-EN/MODE/OCP Logic High-EN/MODE/OCP Logic Low-EN/MODE/OCP Logic Low-EN Input Current $V_{EN} = 5.5V, EN_PD BIT = 0$ $V_{EN} = 0V$ OCP Input Current $V_{OCP} = 5.5V$ MODE Input Current $V_{MODE} = 5.5V$ MODE Input Current $V_{MODE} = 0V$ Soft-Start PeriodOCP = 0VSoft-Start Period-VI Voltage Range-VI Voltage Range-SCL, SDA Input High Voltage Threshold-Hysteresis-Input Current-Input Current-Output Low Voltage Threshold-Output Current-Output Low Voltage Threshold-Input Current-Input Current-Output Low Voltage Threshold-Output Fall Time from VIO to-	$0x04$ , $V_{Outr}$ [6:0]=0x28, MODE=0 $Ultrasonic Mode, I_{0UT=0A-2A, Address 0x04, V_{OUT}$ [6:0]=0x28, BB_UMODE=1, BB_FPWM=0PWM, I_OUT=0A-2A, Address 0x04, V_{OUT} [6:0]=0x28, MODE=1ThresholdPercentage of output regulation75Thresholds HysteresisPG LOWIPG Sink = 3mARising EdgeFalling EdgeEN/MODE/OCP Logic High1.4EN/MODE/OCP Logic LowEN Input Current $V_{EN} = 5.5V, EN_PD BIT = 0$ VOCP Input CurrentVoCP = 5.5VMODE Input Current $V_{OCP} = 5.5V$ MODE Input CurrentOCP = 0VThermal Shutdown (Note 8)ThresholdThresholdMODE Input LourventMODE Input CurrentMODE Input CurrentThermal Shutdown (Note 8)Thermal Hysteresis (Note 8)Thermal Hysteresis (Note 8)ThersholdViolage RangeHysteresisHysteresisInput CurrentInput CurrentOutput Low VoltageThersholdOutput Low VoltageInput	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Dx04,



## **Electrical Characteristics** (cont.)

I <sup>2</sup> C – Compatib	I <sup>2</sup> C – Compatible Interface Timing (Standard, Fast, and Fast Mode Plus) (Note 8)							
F <sub>SCL</sub>	Clock Frequency	-		—	—	MHz		
tsu;sta	Setup Time (Repeated) Start Condition	SCL rising edge to SDA falling edge; Both crossing High threshold	0.26	_	_	μs		
thd;sta	Hold Time (Repeated) Start Condition	From SDA falling edge crossing Low threshold to SCL falling edge crossing High threshold	0.26	_	_	μs		
t <sub>LOW</sub>	SCL low period	Time measured during the Low voltage threshold	0.5	—	—	μs		
tнідн	SCL high period	Time measured during the High voltage threshold	0.26	—	—	μs		
thd;dat	Input Data Hold Time	From SCL falling edge crossing Low threshold to SDA entering the Low-High window	0	_	_	μs		
tsu;dat	Input Data Setup Time	From SDA exiting the Low- High window to SCL rising edge crossing Low threshold	50	_	_	ns		
tsu;sто	Setup Time for Stop Condition	From SCL rising edge crossing High threshold to SDA rising edge crossing Low threshold	0.26	_	_	μs		
tBUF	Bus-Free Time Between Stop and Start	From SDA crossing High threshold during STOP condition to SDA crossing High threshold for the following START condition	0.5	_	_	μs		
t <sub>SP</sub>	Maximum Pulse width of Spike That Must be Suppressed by the Input Filter	Any pulse width narrower than the maximum specification is suppressed	_	50	—	ns		
CB	Capacitive Load for each Bus Line	Total on-chip and off-chip capacitance	_	_	550	pF		

Note: 8. All minimum and maximum parameters compliance to the datasheet limits are assured by one or more methods: production test, characterization, and/or design.



## **Electrical Characteristics** (cont.)


<sup>2</sup> C – Compatik	ble Interface Timing (High-speed Mode, C	<sub>B</sub> =100pF) (Note 8)				
F <sub>SCL</sub>	Clock Frequency	—	_	_	3.4	MHz
tsu;sta	Setup Time (Repeated) Start Condition	SCL rising edge to SDA falling edge; Both crossing High threshold	160	_	_	ns
thd;sta	Hold Time (Repeated) Start Condition	From SDA falling edge crossing Low threshold to SCL falling edge crossing High threshold	160	_	_	ns
t <sub>LOW</sub>	SCL low period	Time measured during the Low voltage threshold	160	—	—	ns
tнідн	SCL high period	Time measured during the High voltage threshold	60	_	—	ns
t <sub>hd;dat</sub>	Input Data Hold Time	From SCL falling edge crossing Low threshold to SDA entering the Low-High window	_	35	_	ns
tsu;dat	Input Data Setup Time	From SDA exiting the Low- High window to SCL rising edge crossing Low threshold	10	_	_	ns
t <sub>SU;STO</sub>	Setup Time for Stop Condition	From SCL rising edge crossing High threshold to SDA rising edge crossing Low threshold	160	_	_	ns
t <sub>RCL</sub>	SCL rise time	_	10	_	40	ns
t <sub>RCL1</sub>	Rise time of SCL signal after REPEATED START condition and after Acknowledge bit	-	10	_	80	ns
t <sub>FCL</sub>	SCL fall time	—	10	—	40	ns
t <sub>RDA</sub>	SDA rise time	—	_	—	80	ns
t <sub>FDA</sub>	SDA fall time	_	_	—	80	ns
t <sub>BUF</sub>	Bus-Free Time Between Stop and Start	From SDA crossing High threshold during STOP condition to SDA crossing High threshold for the following START condition	_	10	_	ns
t <sub>SP</sub>	Maximum Pulse width of Spike That Must be Suppressed by the Input Filter	Any pulse width narrower than the maximum specification is suppressed		10	_	ns
CB	Capacitive Load for each Bus Line	Total on-chip and off-chip		_	100	pF


Note: 8. All minimum and maximum parameters compliance to the datasheet limits are assured by one or more methods: production test, characterization, and/or design.





### **Typical Performance Characteristics**


(@T<sub>A</sub> = +25°C, PV<sub>IN</sub> = V<sub>IN</sub> = V<sub>IO</sub> = 2.3V to 5.5V, V<sub>OUT</sub> = 3.4V, L = 1 $\mu$ H, unless otherwise specified.)



















Load Regulation, PVIN=3.3V, VOUT=3.4V PFM \_ -PWM -----USM 3.44 3.43 3.42 (2) 3.41 3.40 3.39 3.38 3.37 3.36 0.25 0.50 0.75 2.00 0.00 1.00 1.25 1.50 1.75 lout (A)





### **Typical Performance Characteristics**


(@T<sub>A</sub> = +25°C, PV<sub>IN</sub> = V<sub>IN</sub> = V<sub>IO</sub> = 2.3V to 5.5V, V<sub>OUT</sub> = 3.4V, L = 1 $\mu$ H, unless otherwise specified.)


























### **Typical Performance Characteristics**


 $(@T_A = +25^{\circ}C, PV_{IN} = V_{IN} = V_{IO} = 2.3V \text{ to } 5.5V, V_{OUT} = 3.4V, L = 1\mu\text{H}, \text{ unless otherwise specified.})$ 

















### Typical Performance Characteristics (Continued)

(@T<sub>A</sub> = +25°C, PV<sub>IN</sub> = V<sub>IN</sub> = V<sub>IO</sub> = 2.3V to 5.5V, V<sub>OUT</sub> = 3.4V, L = 1 $\mu$ H, unless otherwise specified.)



AP72200 Document number: DS40869 Rev. 3 - 2



### Typical Performance Characteristics (Cont.)

(@T<sub>A</sub> = +25°C, PV<sub>IN</sub> = V<sub>IN</sub> = V<sub>IO</sub> = 2.3V to 5.5V, V<sub>OUT</sub> = 3.4V, L = 1 $\mu$ H, unless otherwise specified.)



Time-100µs/div


Time-100µs/div








 $\label{eq:transformation} \begin{array}{l} \textbf{Typical Performance Characteristics} \ (Cont.) \\ (@T_A = +25^\circ C, \ PV_{IN} = V_{IN} = V_{IO} = 2.3V \ to \ 5.5V, \ V_{OUT} = 3.4V, \ L = 1 \mu H, \ unless \ otherwise \ specified.) \end{array}$ 







### **Application Information**

#### **Buck-Boost Power Conversion**

When the EN pin goes high, the AP72200 turns on the internal logic circuitries. Once VIN is supplied, all user registers are accessible through  $I^2C$ . When EN is pulled low, the AP72200 enters shutdown mode. This event resets all registers to their default values. The AP72200 can operate in either buck or boost mode. Refer to the functional block diagram. When the input voltage PVIN is less than output VOUT, Q1 will be on continuously while Q2 remains off. Q3 and Q4 switch to boost the output up. When the input voltage PVIN is more than output VOUT, Q3 will be on continuously while Q4 remains off. Q1 and Q2 switch to buck the output down. In the event when operating in conditions where PVIN is close to VOUT, the AP72200 alternates between buck and boost mode as necessary to provide a regulated output voltage.

#### Regulator Enable Control

Buck-boost has an enable pin EN as well as  $I^2C$  enable bit. As shown in Table 1 below, the AP72200 turns on the internal bias circuitry when EN pin goes high. Once VIO is supplied, all the user registers are accessible through  $I^2C$ . The address register 0x03 bit 6 is the BB\_EN. Changing this bit to 0 will disable the output voltage while the internal logic circuitries are still active. Pulling EN low will turn off the AP72200 and reset all registers to their POR default values.

EN	BB_EN BIT	Operating Condition
LOW	х	Device OFF
HIGH	0	Disable Output
HIGH	1 (Default)	Enable Output

Table 1 Enable Control Logic Truth Table

#### **H-Bridge Controller**

H-bridge architecture operates at 2.5MHz fixed frequency with a pulse width modulated (PWM), current-mode control scheme. This topology is in a cascade of a boost regulator and a buck regulator using a single inductor and output capacitor. Buck, buck-boost, and boost stages are 100% synchronous for highest efficiency in portable applications. Figure 2 shows a simplified diagram of the internal switches, external inductor, and output capacitor.




Figure 2 Buck-Boost Diagram

In buck PWM, Switch Q3 is continuously closed and Switch Q4 is continuously open. Switches Q1 and Q2 operate as a synchronous buck converter when in this condition. In boost PWM, Switch Q1 remains closed and Switch Q2 remains open. Switches Q3 and Q4 operate as a synchronous boost converter when in this operation. When the input voltage is dropping close to the output voltage such that the duty cycle seen at SW1 is more than 90%, then the regulator will switch from buck to buck-boost (where cycles will alternate between buck and boost). The AP72200 will rapidly and smoothly switch from boost-to-buck mode as needed to maintain the regulated output voltage. As the input voltage continues to drop such that the duty cycle in boost mode is more than 10% seen at SW2, then the regulator switches to all boost operation. This behavior provides excellent efficiency and very low output voltage ripple.



#### H-Bridge Controller (continued)

The regulator enters PFM as the output load decrease when the valley of the inductor current is less than 0A. The zero cross detection will activate after 40µs delay before switching the mode from PWM to PFM. During PFM operation in buck mode, Switch Q3 is closed and Switch Q4 is open. Switches Q1 and Q2 operate in discontinuous mode during PFM operation until output voltage is approximately 1.2% upper threshold of the PFM hysteretic controller. Then all switches are open to allow VOUT to decay until it reaches nominal regulation before switching again. This operation will reduce switching losses at light load thus improving efficiency. Likewise, the AP72200 closes Switch Q1 and Switch Q4 to ramp up the current in the inductor during PFM operation in boost mode. When the inductor current reaches 1A, the device turned OFF Switch Q4, then turn ON Switch Q3. With Switch Q3 closed, output voltage increases as the inductor current ramps down. When the loading current gets higher, there will be multiple PFM pulses to charge up the output capacitor. These pulses continue until VOUT has achieved the 1.2% upper threshold of the PFM hysteretic controller. Switching action then stops until VOUT decays until it reached normal regulation before switching again. The regulator resumes normal PWM operation as the output load increases and VOUT drops 2% below the regulation point.

#### **Regulator MODE Control**

AP72200 has a MODE pin as well as  $I^2C$  enable bit. Connect MODE pin low sets the regulator to operate in PFM. Tie the MODE to VIN set the device in PWM. The MODE pin condition is set during the POR operation of the regulator and can only be overridden by the  $I^2C$ . In the address number 0x02, bit 6 and bit 0 are BB\_UMODE and BB\_FPWM respectively. These two bits can set the mode of operation of PFM, enhanced ultrasonic, or forced PWM.

When the enhanced ultrasonic is set, this activates a unique pulse-skipping mode with a minimum switching frequency of 20kHz. An ultrasonic pulse occurs when the regulator detects that no switching has occurred after  $37\mu$ s. Once triggered, the ultrasonic pulse turned on the switch Q2 (buck mode) or Q3 (boost mode) for approximately 50ns to induce a negative inductor current. This process continues until FB drops to the regulation point. Then the regulator waits for the next clock edge to initiate the ON time. Table 2 is the truth table for the MODE operation found in  $I^2C$  address 0x02.

BIT6	BITO	Operating Mode
0	0	PFM
1	0	Ultrasonic Mode
х	1	PWM

Table 2 MODE Control Table

#### Power-Good (PG) Indicator

Buck-boost has an open-drain output that is actively held low during soft-start period until the output voltage reaches 80%. When the output voltage is outside of its regulation by -20%, the PG will pull low until the output returns to set value. The PG low-to-high transition is delayed by 1.5ms while the falling edge PG is delayed by 3µs to prevent false triggering. The polarity of PG output is programmable through I<sup>2</sup>C in address 0x03 bit 4. It is active high by default.

#### **Overcurrent Protection**

AP72200 has an OCP pin as well as an I<sup>2</sup>C enable bit to adjust the threshold 2A or 4.3A. The OCP pin control setting is the condition upon POR operation of the regulator and can only be overridden by the I<sup>2</sup>C. The AP72200 detects the current limit on the high side, Q1, to protect the device against overload or short-circuit conditions. The peak current in the switch is monitored cycle by cycle with comparator delay approximately 100ns to guard against noise glitches. If the high-side Q1 current limit is reached, the high-side Q1 is turned off, and the low-side Q2 is turned on until the switch current decreases below OC threshold. The frequency is reduced in order to protect the device from damage. The Q1 peak current limit remains active during this state. After 17 consecutive cycles in OCP event, the regulator enters hiccup mode where all power FETs turn off and wait for 15ms before attempting to restart.

#### **Reverse Current Protection**

During fixed-frequency operation, a reverse-current comparator on switch Q2 monitors the current entering VOUT. When this current exceeds 2A (typical), switch Q2 will be turned off for the remainder of the switching cycle. This feature protects the buck-boost converter from excessive reverse current if the buck-boost output is held above the regulation voltage by an external source.

#### Undervoltage Lockout

The undervoltage lockout (UVLO) feature prevents abnormal operation in the event that the supply voltage is too low to guarantee proper operation. When the VIN voltage falls below the UVLO threshold, the regulator is disabled.



### Application Information (cont.)

#### Thermal Shutdown

A built-in thermal protection feature protects the AP72200 if the die temperature reaches +150°C (typical). At this die temperature, the regulator is completely shut down. The die temperature continues to be monitored in this thermal-shutdown mode. When the die temperature falls to +135°C (typical), the device will resume normal operation. When exiting thermal shutdown, the AP72200 will execute its soft-start sequence.

#### **Output Voltage Slew-rate Control**

Buck-boost regulator supports programmable slew-rate control feature when increasing and decreasing the output voltage. The ramp-up slew-rate can be set to 20mV/µs or 40mV/µs through BB\_RU\_SR bit, and the ramp-down slew-rate is programmable to 5mV/µs or 10mV/µs through BB\_RD\_SR bit in I<sup>2</sup>C address 0x02.

#### **Output Active Discharge**

AP72200 provides an internal  $100\Omega$  resistor for output active discharge function. If the active discharge function is enabled (BB\_AD = 1 in  $I^2C$  address 0x02), the internal resistor discharges the energy stored in the output capacitor to PGND whenever the regulator is disabled. Either the regulator remains enabled or the active discharge function is disabled (BB\_AD = 0), the internal resistor is disconnected from the output. If the active discharge function is disabled, the output voltage decays at a rate that is determined by the output capacitance and the load current when the regulator is turned off.

#### Inductor Selection

An inductor with high-frequency core material (e.g., ferrite core) should be used to minimize core losses and provide good efficiency. The inductor must be able to handle the peak switching currents without saturating. A 1 $\mu$ H inductor with ≥4.4A saturation current rating is recommended. Select an inductor with low DCR to provide good efficiency. In applications where radiated noise must be minimized, a toroidal or shielded inductor can be used.

#### **PVIN and VOUT Capacitor Selection**

The input and output capacitors should be ceramic X5R type with low ESL and ESR. The recommended input capacitor value is  $22\mu$ F, as this would provide adequate RMS current to minimize the input voltage ripple. A minimum of  $10\mu$ F is required to maintain full functionality of the part. The recommended output capacitor is  $2x22\mu$ F, 10V, X5R. Note that the effective value of a ceramic capacitor derates with DC voltage bias across it. This derating may be up to 70% of the rated capacitance. Refer to the capacitor datasheet to ensure the combined effective output capacitance is at least  $30\mu$ F for proper operation over the entire recommended load current range. Low-output capacitance may lead to large output voltage drop during load transient or unstable operation.



#### Serial Interface

The  $I^2C$  compatible 2-wire serial interface is used for regulator on/off control, setting output voltages, and other functions. See the Register Map section for details. The  $I^2C$  interface is an open-drain serial bus that consists of a bidirectional serial data line (SDA) and a serial clock line (SCL). Pull-up resistors of 500 $\Omega$  each or greater must be added from VIO to SDA and VIO to SCL. Optional 24 $\Omega$  resistors in series with SDA and SCL help protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

#### System Configuration





Figure 3 Functional Logic Diagram for Communications Controller

The  $I^2C$  bus is a multi-master bus. The maximum number of devices that can attach to the bus is limited by bus capacitance. Figure 3 shows an example of a typical  $I^2C$  system. A transmitter is a device on the  $I^2C$  bus that sends data to the bus. A receiver is a device that receives data from the bus. The master is a device that initiates a data transfer and generates the SCL clock signal to control the data transfer. A slave is any device on the bus that can be addressed by the master. When the AP72200  $I^2C$  compatible interface is operating, it is a slave on  $I^2C$  bus.

#### Bit Transfer

One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of SCL clock pulse. Changes in SDA while SCL is high are control signals (START and STOP conditions).





#### START and STOP Conditions

When the I<sup>2</sup>C serial interface is inactive, SDA and SCL are pulled high. A master device initiates communication by issuing a START (S) condition. A START condition is a high-to-low transition on SDA while SCL is high. A STOP (P) condition is a low-to-high transition on SDA while SCL is high. A START condition from the master signals the AP72200 that a transmission is about to begin. The master terminates transmission and frees the bus by issuing a STOP condition. To issue a series of commands to the slave, the master may issue REPEATED START (Sr) conditions instead of a STOP condition in order to maintain control of the bus. In general, a REPEATED START condition is functionally equivalent to a regular START condition. AP72200 will listen for its address after a START condition is detected. If its address is not detected, it will stay idle until the next START condition is detected.




Figure 5 Start and Stop Conditions

AP72200 Document number: DS40869 Rev. 3 - 2 18 of 30 Downloaded From Oneyac.com



#### Acknowledge

Both I<sup>2</sup>C bus master and AP72200 (slave) generate ACKNOWLEDGE (ACK) bits when receiving data. The ACK bit is the last bit of each nine bit data packet. To generate an ACK bit, the receiving device must pull SDA low before the rising edge of the ACK-related clock pulse (ninth SCL pulse) and keep it low during the high period of the clock pulse. To generate a NOT ACKNOWLEDGE (nACK), the receiving device allows SDA to be pulled high before the rising edge of the ACK-related clock pulse and leaves it high during the high period of the clock pulse. Monitoring the ACK bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

#### Slave Address

The I<sup>2</sup>C slave address of the AP72200 is shown in table below:




Figure 6 Slave Address Byte Example

#### **Clock Stretching**

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The AP72200 does not use any form of clock stretching to hold down the clock line.

#### **General Call Address**

The AP72200 does not implement the I<sup>2</sup>C specification called general call address. If the AP72200 sees a general call address (0000000b), it does not issue an ACKNOWLEDGE.

#### Communication Speed

The AP72200 provides I<sup>2</sup>C 3.0-compatible serial interface.

- l<sup>2</sup>C revision 3-compatible serial communications channel
  - 0Hz to 100kHz (Standard-mode)
  - 0Hz to 400kHz (Fast-mode)
  - 0Hz to 1MHz (Fast-mode Plus)
  - 0Hz to 3.4MHz (High-Speed mode)
  - Does not utilize I<sup>2</sup>C clock stretching

Operating in Standard-mode, Fast-mode, or Fast-mode Plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pull-up resistors. Higher time constants created by the bus capacitance and pull-up resistance (C × R) slow the bus operation. Therefore, when increasing bus speeds, the pull-up resistance must be decreased to maintain a reasonable time constant. Refer to the Pull-up Resistor Sizing section of I<sup>2</sup>C revision 3.0 specification for detailed guidance on the pull-up resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs pull-up resistors of 5.6kΩ, a 400kHz bus needs about a 1.5kΩ pull-up resistors, and a 1MHz bus needs 680Ω pull-up resistors. Note that the pull-up resistor is dissipating power when the open-drain bus is low. Lower values of the pull-up resistors result in higher power dissipation (V<sup>2</sup>/R).

Operating in High-Speed (HS) mode requires some special considerations. For the full list of considerations, refer to the I2C 3.0 specification. The major considerations with respect to the AP72200 are:

- The I<sup>2</sup>C bus master uses current source pull-ups to shorten the signal rise times.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the High-Speed master code.

At power-up or after each STOP condition, the AP72200 inputs filters are set for Standard-mode, Fast-mode, or Fast-mode Plus (i.e. 0Hz to 1MHz). Use the High-Speed master code protocols that are described in Communication Protocols section to switch the input filters for High-Speed mode.



#### **Communication Protocols**

The AP72200 supports both writing and reading from its registers. The following sections show the I<sup>2</sup>C communication protocols.

#### Writing to a Single Register

Figure 7 below shows the protocol for I<sup>2</sup>C master device to write one byte of data to the AP72200 the write byte protocol is as follows:

- 1. The master sends a START condition.
- 2. The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3. The addressed slave sends an ACK bit by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte.
- 8. The next falling edge of SCL loads the data byte into its target register and the data becomes active.
- 9. The master sends a STOP condition or a REPEATED START condition.




Figure 7 Writing to a Single Register with Write Byte Protocol



#### Writing to a Sequential Register

Figure 8 below shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol, except the master continues to write additional data after is receives an ACK from the slave that it successfully received the previous data byte. The slave's register pointer will auto-increment by one after each byte received. When the master is done writing, it issues a STOP or REPEATED START. The writing to sequential registers protocol is as follows:

- 1. The master sends a START condition.
- 2. The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3. The addressed slave sends an ACK bit by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte.
- 8. The next falling edge on SCL loads the data byte into its target register and the data becomes active.
- 9. Steps 6 to 8 are repeated as many times as the master requires.
- 10. The master sends a STOP condition or a REPEATED START condition.




Figure 8 Writing to Sequential Registers X to N



#### Reading from a Single Register

The I<sup>2</sup>C master device reads one byte of data from AP72200. The read byte protocol is as follows:

- 1. The master sends a START condition.
- 2. The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3. The addressed slave sends an ACK bit by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START condition.
- 7. The master sends the 7-bit slave address followed by a read bit (R/nW = 1).
- 8. The addressed slave sends an ACK bit by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the register specified by the register pointer.
- 10. The master issues a nACK.
- 11. The master sends a STOP condition or a REPEATED START condition.




Figure 9 Reading from a Single Register X

#### Reading from a Sequential Register

Figure 9 below shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an ACK to signal the slave that it wants more data. The slave's register pointer will auto-increment by one after each byte sent. When the master has all the data it requires, it issues a nACK and a STOP to end the transmission. The continuous read from sequential registers protocol is as follows:

- 1. The master sends a START condition.
- 2. The master sends the 7-bit slave address followed by a write bit (R/nW = 0).
- 3. The addressed slave sends an ACK bit pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START condition.
- 7. The master sends the 7-bit slave address followed by a read bit (R/nW = 1).
- 8. The addressed slave sends an ACK bit by pulling SDA low.
- 9. The addressed slave places 8-bits of data on the bus from the register specified by the register pointer.
- 10. The master issues an ACK signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires.
- 12. Following the last byte of data, the master must issue a nACK to signal that it wishes to stop receiving data.
- 13. The master sends a STOP condition or a REPEATED START condition.




Figure 10 Reading Continuously from Sequential Registers X to N



#### Engaging HS Mode for Operation Up to 3.4MHz

Figure 10 below shows the protocol for engaging HS mode operation. HS mode operation allows for a bus operating speed of up to 3.4MHz. The protocol to engage HS mode is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2. The master sends a START condition.
- 3. The master sends the 8-bit master code of 00001xxxb where xxxb are don't care bits.
- 4. The master code is not acknowledged.
- 4. The master switches to High-Speed communication and can now increase its bus speed up to 3.4MHZ.
- 5. The master sends a REPEATED START condition.
- 6. The master issues any read/write operation in the known manner.

The master may continue to issue High-Speed read/write operations until a STOP is issued. Issuing a STOP ensures that the bus input filters are set for 1MHz or slower operation. Repeat steps 1 to 6 in the above algorithm to re-enter HS mode after a STOP has been issued.




Figure 11 Engaging HS Mode



#### Registers

Register reset conditions – Registers are reset when VIN = low or EN=low.

ADDRESS	REGISTER NAME	RESET TYPE	R/W	BIT 7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO	RESET VALUE
0x00	DEVICE_ID	TYPE_O	R	RESERVED		VERSIO	N [3:0]		C	HIP_REV [2:	0]	-
0x01	STATUS	TYPE_O	R	RESERVED	RESERVED	RESERVED	RESERVED	TSHDN	BB_PGn	BB_OVP	BB_OCP	-
0x02	CONFIG1	TYPE_O	R/W	RESERVED	BB_UMODE	BB_RU_SR	BB_RD_SR	BB_O	/P [1:0]	BB_AD	BB_FPWM	0x0E / 0x0F
0x03	CONFIG2	TYPE_O	R/W	RESERVED	BB_EN	EN_PD	PG_POL	ОСР	RESERVED	RESERVED	RESERVED	0x70/ 0x78
0x04	VOUT	TYPE_O	R/W	RESERVED	D VOUT[ 6:0]						0x28	

### Register map - I<sup>2</sup>C Slave Address (W/R): 0x86/0x87 (default)

#### Device ID Register

ADDRESS	MOD	E	TYPE: O	RESET VALUE: N/A		
0x00	R		NESET VALUE. N/A			
BIT	NAME	POR		DESCRIPTION		
7	RESERVE	0		DESCRIPTION		
6:3	VERSION [3:0]	-	Version 0000b: Plain 0001b: -1Z 0010b: -2Z			
2:0	CHIP_REV [2:0]	-	Chip Revision History 000b: Pass1 001b: Pass2 010b: Pass3 011b: Pass4 100b: Pass5 101b: Pass6 110b: Pass7 111b: Pass8			

#### Status Register

Otatus Reg						
ADDRESS	MOD	Ε	TYPE: O	RESET VALUE: N/A		
0x01	R		TIFL. O			
BIT	NAME	POR	DESCRIPTION			
7:4	RESERVE	-				
3	TSHDN	-	0: Junction Temperature ≤ 150°C 1: Junction Temperature ≥ 150°C			
2	BB_PGn	-	Buck-boost PG Status			
1	BB_OVP	-	Buck-boost OVP Status			
0	BB_OCP	-	Buck-boost OCP Status			

The status register BIT are reset automatically upon fault removal.



### Configuration Register 1

ADDRESS	MODE		TYPE: O RESET VALUE: 0x0E (MODE=0) or 0x0F (MODE=1)			
0x02	R/W	/				
BIT	NAME	POR	DESCRIPTION			
7	RESERVE	0	DESCRIPTION			
			Ultrasonic Mode Enable			
			0: No Ultrasonic Mode			
6	BB_UMODE	0	1: Ultrasonic Mode (Fs	> 20kHz)		
				Rising Ramp-rate Control		
5	BB_RU_SR	0	0: 20mV/µs			
			1: 40mV/µs			
			Ramp-down Slew Rate Control			
4	BB_RD_SR	0	0: 5mV/µs			
			1: 10mV/μs			
			Output OVP Threshold			
			00b: No OVP			
3:2 BB_OVP_TH [1:0] 11 01b: 110% of VOUT						
			10b: 115% of VOUT			
		11b: 120% of VOUT				
			Output Active Discharg	e		
1 BB_AD 1 0: Disa		0: Disable Acive Discha	rge			
			1: Enable Active Discha	rge		
		0	PWM Enable			
0 BB_FPWM or 0: PFM		0: PFM				
		1	1: PWM			

### Configuration Register 2

ADDRESS	MOD	DE	TYPE: O	RESET VALUE: 0x70 (OCP=0) or 0x78 (OCP=1)	
0x03	R/W	V	TIFL. O	RESET VALUE. 0x70 (OCP-0) 01 0x78 (OCP-1)	
BIT	NAME	POR	DESCRIPTION		
7	RESERVE	0	DESCRIPTION		
6	BB_EN	1	0: Disable Buck-boost Output 1: Enable Buck-boost Output		
5	EN_PD	1	EN Input Pull-down Resistor Enable Setting 0: Disable 1: Enable		
4	PG_POL	1	0: Active Low 1: Active High		
3	ОСР	0 or 1	Set the Peak Overcurrent Threshold 0: 2.0A 1: 4.3A		
2:0	RESERVE	000			



#### Output Voltage Setting Register

ADDRESS	S MODE						
0x04	R/W	1	TYPE: O RESET VALUE: 0x28		JX 28		
BIT	NAME	POR	DESCRIPTION				
7	RESERVE	0	DESCRIPTION				
			0x00 = 2.60V	0x20 = 3.24V	0x40 = 3.88V	0x60 = 4.52V	
			0x01 = 2.62V	0x21 = 3.26V	0x41 = 3.90V	0x61 = 4.54V	
			0x02 = 2.64V	0x22 = 3.28V	0x42 = 3.92V	0x62 = 4.56V	
			0x03 = 2.66V	0x23 = 3.30V	0x43 = 3.94V	0x63 = 4.58V	
			0x04 = 2.68V	0x24 = 3.32V	0x44 = 3.96V	0x64 = 4.60V	
			0x05 = 2.70V	0x25 = 3.34V	0x45 = 3.98V	0x65 = 4.62V	
			0x06 = 2.72V	0x26 = 3.36V	0x46 = 4.00V	0x66 = 4.64V	
			0x07 = 2.74V	0x27 = 3.38V	0x47 = 4.02V	0x67 = 4.66V	
			0x08 = 2.76V	0x28 = 3.40V	0x48 = 4.04V	0x68 = 4.68V	
			0x09 = 2.78V	0x29 = 3.42V	0x49 = 4.06V	0x69 = 4.70V	
			0x0A = 2.80V	0x2A = 3.44V	0x4A = 4.08V	0x6A = 4.72V	
			0x0B = 2.82V	0x2B = 3.46V	0x4B = 4.10V	0x6B = 4.74V	
			0x0C = 2.84V	0x2C = 3.48V	0x4C = 4.12V	0x6C = 4.76V	
			0x0D = 2.86V	0x2D = 3.50V	0x4D = 4.14V	0x6D = 4.78V	
			0x0E = 2.88V	0x2E = 3.52V	0x4E = 4.16V	0x6E = 4.80V	
6:0	VOUT [6:0]	010 1000	0x0F = 2.90V	0x2F = 3.54V	0x4F = 4.18V	0x6F = 4.82V	
0.0	VOOT [0.0]	010 1000	0x10 = 2.92V	0x30 = 3.56V	0x50 = 4.20V	0x70 = 4.84V	
			0x11 = 2.94V	0x31 = 3.58V	0x51 = 4.22V	0x71 = 4.86V	
			0x12 = 2.96V	0x32 = 3.60V	0x52 = 4.24V	0x72 = 4.88V	
			0x13 = 2.98V	0x33 = 3.62V	0x53 = 4.26V	0x73 = 4.90V	
			0x14 = 3.00V	0x34 = 3.64V	0x54 = 4.28V	0x74 = 4.92V	
			0x15 = 3.02V	0x35 = 3.66V	0x55 = 4.30V	0x75 = 4.94V	
			0x16 = 3.04V	0x36 = 3.68V	0x56 = 4.32V	0x76 = 4.96V	
			0x17 = 3.06V	0x37 = 3.70V	0x57 = 4.34V	0x77 = 4.98V	
			0x18 = 3.08V	0x38 = 3.72V	0x58 = 4.36V	0x78 = 5.00V	
			0x19 = 3.10V	0x39 = 3.74V	0x59 = 4.38V	0x79 = 5.02V	
			0x1A = 3.12V	0x3A = 3.76V	0x5A = 4.40V	0x7A = 5.04V	
			0x1B = 3.14V	0x3B = 3.78V	0x5B = 4.42V	0x7B = 5.06V	
			0x1C = 3.16V	0x3C = 3.80V	0x5C = 4.44V	0x7C = 5.08V	
			0x1D = 3.18V	0x3D = 3.82V	0x5D = 4.46V	0x7D = 5.10V	
			0x1E = 3.20V	0x3E = 3.84V	0x5E = 4.48V	0x7E = 5.12V	
			0x1F = 3.22V	0x3F = 3.86V	0x5F = 4.50V	0x7F = 5.14V	



#### PCB Layout

The AP72200 works at 2A load current, heat dissipation is a major concern in layout the PCB. A 2oz Copper in both top and bottom layer is recommended. Correct PCB layout is critical for proper operation of the AP72200. The following are some general guidelines for the recommended layout:

- 1. The input and output capacitors should be positioned directly across PVIN-PGND and VOUT-PGND as close to the IC as possible to ensure noise free operation.
- The ground connections of the input and output capacitors should be kept as short as possible. The objective is to minimize the current loop between the ground pads of the input and output capacitors and the PGND pins of the IC. Use via, if required, to take advantage of a PCB ground layer underneath the regulator.
- 3. The analog ground pin (GND) should be connected to a large/low-noise ground plane on the top or an intermediate layer of the PCB, away from the switching current path of PGND. This ensures a low noise signal ground reference.
- 4. Fill the 2<sup>ND</sup> layer with PGND. Single point connects the GND to 2<sup>ND</sup> layer PGND.
- 5. Minimize the trace lengths on the feedback loop to avoid switching noise pick-up. Via should be avoided on the feedback loop to minimize the effect of board parasitic, particularly during load transients.
- 6. The SW1 and SW2 traces should be short.
- 7. See figure 11 below for more detail of the recommended layout.





Figure 12 Recommended Layout Design



### Ordering Information (Note 9)




	Part Number	Package Code	Package	Identification Code	Tape and Reel	
	Fait Number				Quantity	Part Number Suffix
	AP72200CT20-7	W-WLB2118-20	WLCSP-20	D7	3000	-7

Note: 9. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/

### **Marking Information**


#### (1) W-WLB2118-20





### **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.




W-WLB2118-20					
Dim	Min	Мах	Тур		
Α	0.59	0.69	0.64		
A1	0.17	0.21	0.19		
A2	0.45 REF				
A3	0.012	0.032	0.022		
b	0.24	0.30	0.27		
D	2.10	2.15	2.125		
D1	1.550	1.650	1.600		
E	1.725	1.775	1.750		
E1	1.150	1.250	1.200		
е	0.40 BSC				
SD	0.00 BSC				
SE	0.20 BSC				
All Dimensions in mm					

### Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

#### W-WLB2118-20



Dimensions	Value	
	(in mm)	
С	0.400	
C1	1.600	
C2	1.200	
D	0.270	
Y	0.200	



#### **MPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2018, Diodes Incorporated

#### www.diodes.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Diodes Incorporated(达迩科技(美台))