



PCI Express® 1:8 HCSL Clock Buffer


#### **Features**

- → Phase jitter filter for PCIe® application
- → Eight Pairs of Differential Clocks
- → Low skew < 50ps (PI6C20800S), <60ps (PI6C20800SI)
- → Low Cycle-to-cycle jitter < 70ps
- → Output Enable for all outputs
- → Outputs Tristate control via SMBus
- → Power Management Control
- → Programmable PLL Bandwidth
- → PLL or Fanout operation
- → 3.3V Operation
- → Industrial Temperature Option PI6C20800SI
- → Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- → Halogen and Antimony Free. "Green" Device (Note 3)
- → For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.
  - https://www.diodes.com/quality/product-definitions/
- → Packaging (Pb-Free & Green):
  - 48-Pin SSOP (V)
  - 48-Pin TSSOP (A)

### **Description**

The PI6C20800S is a PCI Express\*, high-speed, low-noise differential clock buffer designed to be a companion to PI6C410BS PCI Express clock generator for Intel server chipsets. The device distributes the differential SRC clock from PI6C410BS to eight differential pairs of clock outputs either with or without PLL. The input SRC clock can be divided by 2 when SRC\_DIV# is LOW. The clock outputs are controlled by input selection of SRC\_STOP#, PWRDWN# and SMBus, SCLK and SDA. When input of either SRC\_STOP# or PWRDWN# is LOW, the output clocks are Tristated. When PWRDWN# is LOW, the SDA and SCLK inputs must be Tristated.

### **Block Diagram**




#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.





# **Pin Configuration**



### **Pin Descriptions**

| Pin #   | Pin Name             | Type   | Descriptions  |
|---|----------------------|--------|---|
| 1   | SRC_DIV#             | Input  | 3.3V LVTTL input for selecting input frequency divide by 2, active LOW.   |
| 4, 5  | SRC & SRC#           | Input  | 0.7V Differential SRC input from PI6C410 clock synthesizer  |
| 6, 7, 14, 15, 35, 36,<br>43, 44                                   | OE [0:7]             | Input  | 3.3V LVTTL input for enabling outputs, active HIGH.   |
| 40  | OE_INV               | Input  | 3.3V LVTTL input for inverting the OE, SRC_STOP# and PWRDWN# pins. When 0 = same stage When 1 = OE[0:7], SRC_STOP#, PWRDWN# inverted. |
| 8, 9, 12, 13, 16 17, 20,<br>21, 29, 30, 33, 34, 37,<br>38, 41, 42 | OUT[0:7] & OUT[0:7]# | Output | 0.7V Differential outputs   |
| 22  | PLL/BYPASS#          | Input  | 3.3V LVTTL input for selecting fan-out of PLL operation.  |
| 23  | SCLK                 | Input  | SMBus compatible SCLOCK input   |
| 24  | SDA                  | I/O    | SMBus compatible SDATA  |
| 46  | I <sub>REF</sub>     | Input  | External resistor connection to set the differential output current   |
| 27  | SRC_STOP#            | Input  | 3.3V LVTTL input for SRC stop, active LOW   |





# **Pin Descriptions Cont.**

| Pin #             | Pin Name             | Type   | Descriptions  |
|-------------------|----------------------|--------|---|
| 28                | PLL_BW#              | Input  | 3.3V LVTTL input for selecting the PLL bandwidth                              |
| 26                | PWRDWN#              | Input  | 3.3V LVTTL input for Power Down operation, active LOW                         |
| 45                | LOCK                 | Output | 3.3V LVTTL output, transition high when PLL lock is achieved (Latched output) |
| 2, 11, 19, 31, 39 | V <sub>DD</sub>      | Power  | 3.3V Power Supply for Outputs   |
| 3, 10, 18, 25, 32 | V <sub>SS</sub>      | Ground | Ground for Outputs  |
| 47                | V <sub>SS_A</sub>    | Ground | Ground for PLL  |
| 48                | $V_{\mathrm{DD\_A}}$ | Power  | 3.3V Power Supply for PLL   |





## Serial Data Interface (SMBus)

This part is a slave only SMBus device that supports indexed block read and indexed block write protocol using a single 7-bit address and read/write bit as shown below.

### **Address Assignment**

| A6 | A5 | A4 | A3 | A2 | A1 | <b>A0</b> | W/R |
|----|----|----|----|----|----|-----------|-----|
| 1  | 1  | 0  | 1  | 1  | 1  | 0         | 0/1 |

#### **Data Write Protocol**

| 1 bit        | 7 bits     | 1 | 1   | 8 bits             | 1   | 8 bits            | 1   | 8 bits              | 1   | 8 bits             | 1   | 1 bit    |
|--------------|------------|---|-----|--------------------|-----|-------------------|-----|---------------------|-----|--------------------|-----|----------|
| Start<br>bit | Slave Addr | W | Ack | Register<br>offset | Ack | Byte Count<br>= N | Ack | Data Byte<br>Offset | Ack | Data Byte<br>N - 1 | Ack | Stop bit |

#### Note

#### **Data Read Protocol**

| 1 bit        | 7 bits        | 1 | 1   | 8 bits             | 1   | 1               | 7 bits        | 1 | 1   | 8 bits               | 1   | 8 bits                 | 1   | 8 bits                | 1          | 1 bit       |
|--------------|---------------|---|-----|--------------------|-----|-----------------|---------------|---|-----|----------------------|-----|------------------------|-----|-----------------------|------------|-------------|
| Start<br>bit | Slave<br>Addr | W | Ack | Register<br>offset | Ack | Repeat<br>Start | Slave<br>Addr | R | Ack | Byte<br>Count<br>= N | Ack | Data<br>Byte<br>Offset | Ack | Data<br>Byte<br>N - 1 | Not<br>Ack | Stop<br>bit |

#### Note:

#### Data Byte 0: Control Register

| Bit | Descriptions  | Type | Power Up Condition      | Output(s) Affected  | Pin |
|-----|---|------|-------------------------|---------------------|-----|
| 0   | SRC_DIV#<br>0 = Divide by 2<br>1 = Normal           | RW   | 1 = x1                  | OUT[0:7], OUT[0:7]# | NA  |
| 1   | PLL/BYPASS#<br>0 = Fanout<br>1 = PLL                | RW   | 1 = PLL                 | OUT[0:7], OUT[0:7]# | NA  |
| 2   | PLL Bandwidth 0 = HIGH Bandwidth, 1 = LOW Bandwidth | RW   | 1 = Low                 | OUT[0:7], OUT[0:7]# | NA  |
| 3   | RESERVED  |      |                         |                     |     |
| 4   | RESERVED  |      |                         |                     |     |
| 5   | RESERVED  |      |                         |                     |     |
| 6   | SRC_STOP# 0 = Driven when stopped 1 = Tristate      | RW   | 0 = Driven when stopped | OUT[0:7], OUT[0:7]# |     |
| 7   | PWRDWN# 0 = Driven when stopped 1 = Tristate        | RW   | 0 = Driven when stopped | OUT[0:7], OUT[0:7]# | NA  |

<sup>1.</sup> Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0.

<sup>1.</sup> Register offset for indicating the starting register for indexed block write and indexed block read.





### **Data Byte 1: Control Register**

| Bit | Descriptions                              | Type | Power Up Condition | Output(s) Affected | Pin |
|-----|---|------|--------------------|--------------------|-----|
| 0   |   | RW   | 1 = Enabled        | OUT0, OUT0#        | NA  |
| 1   |   | RW   | 1 = Enabled        | OUT1, OUT1#        | NA  |
| 2   |   | RW   | 1 = Enabled        | OUT2, OUT2#        | NA  |
| 3   | OUTPUTS enable  1 = Enabled  0 = Disabled | RW   | 1 = Enabled        | OUT3, OUT3#        | NA  |
| 4   |   | RW   | 1 = Enabled        | OUT4, OUT4#        | NA  |
| 5   |   | RW   | 1 = Enabled        | OUT5, OUT5#        | NA  |
| 6   |   | RW   | 1 = Enabled        | OUT6, OUT6#        | NA  |
| 7   |   | RW   | 1 = Enabled        | OUT7, OUT7#        | NA  |

## **Data Byte 2: Control Register**

| Bit | Descriptions   | Type | Power Up Condition | Output(s) Affected | Pin |
|-----|--|------|--------------------|--------------------|-----|
| 0   |  | RW   | 0 = Free running   | OUT0, OUT0#        | NA  |
| 1   |  | RW   | 0 = Free running   | OUT1, OUT1#        | NA  |
| 2   | Allow control of OUTPUTS with assertion of SRC_STOP#  0 = Free running  1 = Stopped with SRC_Stop# | RW   | 0 = Free running   | OUT2, OUT2#        | NA  |
| 3   |  | RW   | 0 = Free running   | OUT3, OUT3#        | NA  |
| 4   |  | RW   | 0 = Free running   | OUT4, OUT4#        | NA  |
| 5   |  | RW   | 0 = Free running   | OUT5, OUT5#        | NA  |
| 6   |  | RW   | 0 = Free running   | OUT6, OUT6#        | NA  |
| 7   |  | RW   | 0 = Free running   | OUT7, OUT7#        | NA  |

### **Data Byte 3: Control Register**

| Bit | Descriptions | Type | Power Up Condition | Output(s) Affected | Pin |
|-----|--------------|------|--------------------|--------------------|-----|
| 0   |              | RW   |                    |                    |     |
| 1   |              | RW   |                    |                    |     |
| 2   |              | RW   |                    |                    |     |
| 3   | DEGERATED.   | RW   |                    |                    |     |
| 4   | RESERVED     | RW   |                    |                    |     |
| 5   |              | RW   |                    |                    |     |
| 6   |              | RW   |                    |                    |     |
| 7   |              | RW   |                    |                    |     |

www.diodes.com





### **Data Byte 4: Pericom ID Register**

| Bit | Descriptions | Type | Power Up Condition | Output(s) Affected | Pin |
|-----|--------------|------|--------------------|--------------------|-----|
| 0   |              | R    | 0                  | NA                 | NA  |
| 1   |              | R    | 0                  | NA                 | NA  |
| 2   |              | R    | 0                  | NA                 | NA  |
| 3   | n            | R    | 0                  | NA                 | NA  |
| 4   | Pericom ID   | R    | 0                  | NA                 | NA  |
| 5   |              | R    | 1                  | NA                 | NA  |
| 6   |              | R    | 0                  | NA                 | NA  |
| 7   |              | R    | 0                  | NA                 | NA  |

## **Functionality**

| PWRDWN# | OUT                         | OUT#   | SRC_Stop# | OUT                         | OUT#   |
|---------|-----------------------------|--------|-----------|-----------------------------|--------|
| 1       | Normal                      | Normal | 1         | Normal                      | Normal |
| 0       | $I_{REF} \times 2$ or Float | LOW    | 0         | $I_{REF} \times 6$ or Float | LOW    |








Figure 1. Power Down Sequence




Figure 2. Power Down De-assert Sequence





# Current-mode Output Buffer Characteristics of OUT[0:7], OUT[0:7]#




Figure 3. Simplified Diagram of Current-mode Output Buffer

#### **Differential Clock Buffer Characteristics**

| Symbol          | Minimum     | Maximum     |  |  |
|-----------------|-------------|-------------|--|--|
| $R_{O}$         | 3000Ω       | N/A         |  |  |
| R <sub>OS</sub> | unspecified | unspecified |  |  |
| $V_{ m OUT}$    | N/A         | 850mV       |  |  |

### **Current Accuracy**

| Symbol           | Conditions              | Configuration  | Load                                      | Min.                         | Max.                         |
|------------------|-------------------------|--|---|------------------------------|------------------------------|
| I <sub>OUT</sub> | $V_{DD} = 3.30 \pm 5\%$ | $R_{REF} = 475\Omega \ 1\%$ $I_{REF} = 2.32 \text{mA}$ | Nominal test load for given configuration | -12%<br>I <sub>NOMINAL</sub> | +12%<br>I <sub>NOMINAL</sub> |

#### Note:

#### **Differential Clock Output Current**

| Board Target Trace/Term Z                            | Reference R, Iref = $V_{DD}/(3xRr)$                     | Output Current              | V <sub>OH</sub> @ Z |
|--|---|-----------------------------|---------------------|
| $100\Omega$ (100Ω differential ≈ 15% coupling ratio) | $R_{REF} = 475\Omega \ 1\%,$ $I_{REF} = 2.32 \text{mA}$ | $I_{OH} = 6 \times I_{REF}$ | 0.7V @ 50           |

<sup>1.</sup> I<sub>NOMINAL</sub> refers to the expected current based on the configuration of the device.





# Absolute Maximum Ratings (Over operating free-air temperature range)

| Symbol               | Parameters               | Min. | Max. | Units |
|----------------------|--------------------------|------|------|-------|
| $V_{\mathrm{DD\_A}}$ | 3.3V Core Supply Voltage | -0.5 | 4.6  |       |
| $V_{\mathrm{DD}}$    | 3.3V I/O Supply Voltage  | -0.5 | 4.6  | V     |
| V <sub>IH</sub>      | Input HIGH Voltage       |      | 4.6  | V     |
| V <sub>IL</sub>      | Input LOW Voltage        | -0.5 |      |       |
| Ts                   | Storage Temperature      | -65  | 150  | °C    |
| V <sub>ESD</sub>     | ESD Protection           | 2000 |      | V     |
| T <sub>J</sub>       | Junction Temperature     |      | 125  | °C    |

#### Note:

## **DC** Electrical Characteristics ( $V_{DD} = 3.3 \pm 5\%$ , $V_{DD\_A} = 3.3 \pm 5\%$ )

| Symbol               | Parameters                  | Condition                                      | Min.         | Max.           | Units |  |
|----------------------|-----------------------------|--|--------------|----------------|-------|--|
| $V_{\mathrm{DD\_A}}$ | 3.3V Core Supply Voltage    |  | 3.135        | 3.465          |       |  |
| $V_{\mathrm{DD}}$    | 3.3V I/O Supply Voltage     | 3.135  |              | 3.465          | V     |  |
| $V_{\mathrm{IH}}$    | 3.3V Input HIGH Voltage     |  | 2.0          | $V_{DD} + 0.3$ | V     |  |
| $V_{\rm IL}$         | 3.3V Input LOW Voltage      |  | $V_{SS}-0.3$ | 0.8            |       |  |
| $I_{IK}$             | Input Leakage Current       | $0 < V_{IN} < V_{DD}$                          | -5           | +5             | μΑ    |  |
| V <sub>OH</sub>      | 3.3V Output HIGH Voltage    | $I_{OH} = -1 \text{mA}$                        | 2.4          |                | V     |  |
| $V_{OL}$             | 3.3V Output LOW Voltage     | $I_{OL} = 1 \text{mA}$                         |              | 0.4            | V     |  |
| T                    | O A THE HIGH CONTRACT       | $I_{OH} = 6 \times I_{REF}$                    | 12.2         |                | A     |  |
| I <sub>OH</sub>      | Output HIGH Current         | Output HIGH Current $I_{REF} = 2.32 \text{mA}$ |              | 15.6           | mA    |  |
| C <sub>IN</sub>      | Logic Input Pin Capacitance |  | 1.5          | 5              | "E    |  |
| C <sub>OUT</sub>     | Output Pin Capacitance      |  |              | 6              | pF    |  |
| L <sub>PIN</sub>     | Pin Inductance              |  |              | 7              | nН    |  |
| I <sub>DD</sub>      | Power Supply Current        | $V_{DD} = 3.465V, F_{CPU} = 100MHz$            |              | 250            |       |  |
| I <sub>SS</sub>      | Power Down Current          | Driven outputs                                 |              | 80             | mA    |  |
| I <sub>SS</sub>      | Power Down Current          | Tristate outputs                               |              | 12             |       |  |
| т.                   | A mhiant Tanna antana       | Commercial (PI6C20800S)                        | 0            | 70             | °C    |  |
| T <sub>A</sub>       | Ambient Temperature         | Industrial (PI6C20800SI)                       | -40          | 85             |       |  |

<sup>1.</sup> Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.





### **AC Switching Characteristics** (V<sub>DD</sub> = 3.3±5%, V<sub>DD A</sub> = 3.3±5%)

| Symbol                                | Parameters   |                  |             | Min. | Max. | Units | Notes |
|---------------------------------------|--|------------------|-------------|------|------|-------|-------|
| Fin                                   | SRC/SRC# Input Frequency PLL Mode  |                  |             | 95   | 105  | MHz   | 6     |
|                                       | SRC/SRC# Input Frequency Bypass Mode                                     |                  |             | 95   | 400  | MHz   | 6     |
| T <sub>rise</sub> / T <sub>fall</sub> | Rise and Fall Time (measure  | d between 0.175V | to 0.525V)  | 175  | 700  |       | 2     |
| $\Delta T_{rise} / \Delta T_{fall}$   | Rise and Fall Time Variation   |                  |             |      | 125  | ps    | 2     |
|                                       | Input to Output Propagation<br>Delay                                     | PLL Mode         | PI6C20800S  | -250 | 250  | ps    |       |
| т                                     |  |                  | PI6C20800SI | -450 | 450  |       |       |
| $T_{pd}$                              |  | Bypass Mode -    | PI6C20800S  | -6   | 6    | ns    |       |
|                                       |  |                  | PI6C20800SI | -8   | 8    |       |       |
| Т                                     | Output-to-Output Skew (PI6C20800S) Output-to-Output Skew (PI6C20800SI)   |                  |             |      | 50   | ps    | 3     |
| $T_{skew}$                            |  |                  |             |      | 65   |       | 3     |
| V <sub>HIGH</sub>                     | Voltage HIGH (Measured at 100MHz @ 3.3V)                                 |                  |             | 600  | 900  | mV    | 2     |
| V <sub>OVS</sub>                      | Max. Voltage   |                  |             |      | 1150 |       |       |
| V <sub>UDS</sub>                      | Min. Voltage   |                  |             | -300 |      |       |       |
| $V_{LOW}$                             | Voltage LOW  |                  |             | -150 | +150 |       | 2     |
| V <sub>cross</sub>                    | Absolute crossing poing voltages   |                  |             | 250  | 550  |       | 2     |
| $\Delta V_{cross}$                    | Total Variation of V <sub>cross</sub> over all edges                     |                  |             |      | 140  |       | 2     |
| T <sub>DC</sub>                       | Duty Cycle (Measured at 100 MHz)   |                  |             | 45   | 57   | %     | 3     |
| T <sub>jcyc-cyc</sub>                 | Jitter, Cycle-to-cycle (PLL Mode, Measurement for differential waveform) |                  |             | 70   | ps   | 4     |       |
| 3 3 3                                 | Jitter, Cycle-to-cycle (BYPASS mode as additive jitter)                  |                  |             |      |      |       |       |
| J <sub>add</sub>                      | Additive RMS phase jitter for PCIe 2.0                                   |                  |             | <0   | 1    | ps    | 5     |


#### Notes:

- 1. Test configuration is  $R_S$  = 33.2 $\Omega$ , Rp = 49.9 $\Omega$ , and 2pF.
- 2. Measurement taken from Single Ended waveform.
- 3. Measurement taken from Differential waveform.
- 4. Measured using M1 timing analyzer from Amherst.
- 5. Additive jitter is calculated from input and output RMS phase jitter by using PCIe 2.0 filter.  $(J_{add} = \sqrt{(output jitter)^2 (input jitter)^2})$
- 6. -0.5% downnspread input





## **Configuration Test Load Board Termination**



### **Part Marking**

A Package



Y: Die Rev YY: Year

WW: Workweek

1st X: Assembly Code

2nd X: Fab Code

A Package - Industrial



Y: Die Rev YY: Year

WW: Workweek

1st X: Assembly Code

2nd X: Fab Code


#### V Package

Top mark not available at this time. To obtain advance information regarding the top mark, please contact your local sales representative.






# Packaging Mechanical: 48-SSOP (V)







## Packaging Mechanical: 48-TSSOP (A)



16-0065

#### For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

### **Ordering Information**

| Ordering Code  | Package Code | Package Description                       |  |
|----------------|--------------|---|--|
| PI6C20800SVEX  | V            | 48-pin, 300-mil wide (SSOP)               |  |
| PI6C20800SAEX  | A            | 48-pin, 240-mil wide (TSSOP)              |  |
| PI6C20800SIAEX | A            | 48-pin, 240-mil wide (TSSOP) (Industrial) |  |

#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- 5. X suffix = Tape/Reel





#### IMPORTANT NOTICE

- DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/ terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Diodes Incorporated(达迩科技(美台))