

# 2:1 Active HDMI<sup>TM</sup> Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

#### **Features**

- Supply voltage,  $V_{DD} = 3.3V \pm 5\%$
- Each Port can support DVI or HDMI™ signals
- Supports both AC-coupled and DC-coupled inputs
- Supports DeepColor<sup>TM</sup>
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals (SCL, SDA and HPD)
- 5V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50-Ohm (±10%) termination resistors at each high speed signal input
- TMDS input termination control on all high speed inputs
- HDCP reset circuitry for quick communication when switching from one port to another
- Configurable output swing control (500mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization
   Single default setting will support all cable lengths
- ESD spec on all input TMDS pins is  $\pm 6kV$  per IEC61000-4-2
- Propagation delay  $\leq 2ns$
- · High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 56-contact TQFN (ZF56)

## **Description**

Pericom Semiconductor's PI3HDMI201 2:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI<sup>TM</sup> standards and TMDS signal processing. The PI3HDMI201 is an active 2 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides three controllable output swings. The allowable output swings are 500mV, 750mV and 1000mV. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).

The maximum DVI/HDM Bandwidth of 2.5 Gbps provides 36-bit DeepColor™ support, which is offered by HDM revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI201 also provides enhanced robust ESD/EOS protection of ±6kV, which is required by many consumer video networks today.


The Optimized Equalization provides the user a single optimal setting that can provide HDMI compliance in regards to jitter for all cable lengths: 1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25meter cable length.

09-0017 PS8957B 07/29/09




## **Pin Configuration** (Top View)



## Receiver Block

Each input has integrated equalization that can eliminate deterministic jitter caused by 25meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI™ connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signal, and DDC signals. TMDS channels have following termination scheme for Rx Sense support.



x = A or B

PS8957B



## **Pin Description**


Pin#	Pin Name	I/O	Description	
3 6 9 56	$\begin{array}{c} D_0 + A \\ D_1 + A \\ D_2 + A \\ CLK + A \end{array}$	I	Port A TMDS Positive inputs	
15 18 21 12	$\begin{array}{c} D_0\text{+B} \\ D_1\text{+B} \\ D_2\text{+B} \\ \text{CLK+B} \end{array}$	I	Port B TMDS Positive inputs	
2 5 8 55	$egin{array}{l} D_0 ext{-}A \ D_1 ext{-}A \ D_2 ext{-}A \ CLK ext{-}A \end{array}$	I	Port A TMDS Negative inputs	
14 17 20 11	$egin{array}{c} D_0 ext{-B} \ D_1 ext{-B} \ D_2 ext{-B} \ CLK ext{-B} \end{array}$	I	Port B TMDS Negative inputs	
4, 10, 16, 22, 32, 38, 44, 54	GND		Ground	
51	$HPD_A$	О	Port A HPD output	
23	HPDB	0	Port B HPD output	
47	HPD_Sink	I	Sink side hot plug detector input.	
50	ŌĒ	I	Output Enable, Active LOW	
53	$SCL_A$	I/O	Port A DDC Clock	
25	$SCL_B$	I/O	Port B DDC Clock	
45	SCL_Sink	I/O	Sink Side DDC Clock	
52	$SDA_A$	I/O	Port A DDC Data	
24	$SDA_{B}$	I/O	Port B DDC Data	
46	SDA_Sink	I/O	Sink Side DDC Data	
49	SEL1	I	Source Input Selector (See Truth Table)	
1, 7, 13, 19, 35, 41, 48	$V_{ m DD}$		3.3V Power Supply	
39 36 33 42	D <sub>0</sub> + D <sub>1</sub> + D <sub>2</sub> + CLK+	О	TMDS positive outputs	
40 37 34 43	D <sub>0</sub> - D <sub>1</sub> - D <sub>2</sub> - CLK-	О	TMDS negative outputs	
28 26	EQ_S0 EQ_S1	I	Equalizer controls, Internal pull-ups are added to both.	
31 30 29	OC_S0 OC_S1 OC_S2	I	Output buffer controls Note: all 3 pins have internal pull-ups	
27	SEL2	I	Source Input Selector (See Truth Table)	

09-0017

3



## **Switch Block Diagram**



4



## **Truth Table**

ŌĒ	SEL1	SEL2	Function for TMDS output	HPDA	HPD <sub>B</sub>	
0	1	X	Port A is active & TMDS Rx Termination on Port B goes to 250K-Ohm	HPD_sink	L	
0	0	1	Port B is active, & TMDS Rx Termination on Port A goes to 250K-Ohm	L	HPD_sink	
0	0	0	All TMDS outputs & TMDS inputs are Hi-Z, SCL/SDA (Port A & B) are off	L	L	
1	X	X	All TMDS outputs are Hi-Z	Follow SEL1 and SEL2	Follow SEL1 and SEL2	

## **OC Setting Value Logic Table**

	Input Control Pin	s	Setting Value		
OC_S2 <sup>(1)</sup>	OC_S1 <sup>(1)</sup>	OC_S0 <sup>(1)</sup>	V <sub>swing</sub> (mV)	Pre-emphasis (dB)	
1	1	1	500	0	
1	1	0	750	0	
1	0	1	1000	0	
1	0	0	600	0	
0	1	1	500	0	
0	1	0	500	1.5	
0	0	1	500	3.5	
0	0	0	500	6	

## Note:

## **EQ Setting Value Logic Table** for high speed data bits (TMDS CLK input is left at 3dB default always)

EQ_S1 <sup>(1)</sup>	EQ_S0 <sup>(1)</sup>	Setting Value	
0	0	15dB on all high speed data inputs	
0	1	3dB on all high speed data inputs	
1	0	8dB on all high speed data inputs	
1	1	Optimized Equalization on all high speed data inputs (Default setting which can support all cable lengths from 1meter to 20meters)	

#### **Notes:**

1) Integrated internal pull-ups

All trademarks are property of their respective owners. 5 09-0017 PS8957B 07/29/09

<sup>1.</sup> Integrated pull-ups

07/29/09



## **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

_	
Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage	0.5V to V <sub>DD</sub>
DC Output Current	120mA
Power Dissipation	1.0W

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Recommended Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{\mathrm{DD}}$	Supply Voltage	3.135	3.3	3.465	V
$T_{A}$	Operating free-air temperature	0		70	°C
TMDS Diffe	rential Pins (D <sub>X</sub> ±A, D <sub>X</sub> ±B, CLK±A, CLK±B)				
$V_{\mathrm{ID}}$	Receiver peak-to-peak differential input voltage	150		1560	mVp-p
V <sub>IC</sub>	Input common mode voltage	2		$V_{DD} + 0.01$	V
$V_{\mathrm{DD}}$	TMDS output termination voltage	3.135	3.3	3.465	V
R <sub>T</sub>	Termination resistance	45	50	55	Ohm
	Signaling rate			2.5	Gbps
<b>Control Pins</b>	$(OC_Sx, EQ_Sx, SEL, \overline{OE})$				
$V_{ m IH}$	LVTTL High-level input voltage	2		$V_{ m DD}$	V
$V_{\mathrm{IL}}$	LVTTL Low-level input voltage	GND		0.8	V
DDC Pins (S	CL, SCL_SINK, SDA, SDA_SINK)				
V <sub>I(DDC)</sub>	Input voltage	GND		5.5	V
Status Pins (	HPD_SINK)				
$V_{ m IH}$	LVTTL High-level input voltage	2		5.3	V
$V_{\mathrm{IL}}$	LVTTL Low-level input voltage	GND		0.8	V



## **TMDS Compliance Test Results**

Item	HDMI <sup>TM</sup> 1.3 Spec	Pericom Product Spec
<b>Operating Conditions</b>		
Termination Supply Voltage, V <sub>DD</sub>	3.3V ≤ 5%	$3.30 \pm 5\%$
Terminal Resistance	50-Ohm ± 10%	45 to 55-Ohm
Source DC Characteristics at TP1		
Single-ended high level output voltage, VH	$V_{DD} \pm 10 \text{mV}$	$V_{DD}\pm 10 mV$
Single-ended low level output voltage, VL	$(V_{DD} - 600 \text{mV}) \le \text{VL} \le (V_{DD} - 400 \text{mV})$	$(V_{DD} - 600 \text{mV}) \le VL \le (V_{DD} - 400 \text{mV})$
Single-ended output swing voltage, Vswing	$400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$	$400 \text{mV} \le V \text{swing} \le 600 \text{mV}$
Single-ended standby (off) output voltage, Voff	$V_{DD} \pm 10 mV$	$V_{DD} \pm 10 mV$
Transmitter AC Characteristics at TP1		
Risetime/Falltime (20%-80%) $ 75ps \le Risetime/Falltime \le 0.4 \text{ Tbit} $ $ (75ps \le tr/tf \le 242ps)         $		240ps
Intra-Pair Skew at Transmitter Connector, max	ew at Transmitter Connector, max  0.15 Tbit (90.9ps @ 1.65 Gbps)  60ps max	
Inter-Pair Skew at Transmitter Connector, max  0.2 Tpixel (1.2ns @ 1.65 Gbps)  100ps max		100ps max
Clock Jitter, max	0.25 Tbit (151.5ps @ 1.65 Gbps)	82ps max
Sink Operating DC Characteristics at TP2		
Input Differential Voltage Level, Vdiff	150 ≤ Vdiff ≤ 1200mV	$150 \text{mV} \le \text{V}_{DIFF} \le 1200 \text{mV}$
Input Common Mode Voltage Level, V <sub>ICM</sub>	$ \begin{array}{l} (\ V_{DD} \text{ - } 300\text{mV}) \leq \text{Vicm} \leq \\ (\ V_{DD} \text{- } 37.5\text{mV}) \\ \text{Or} \\ V_{DD} \pm 10\% \end{array} $	$ \begin{array}{l} (\ V_{DD} \text{ - } 300\text{mV}) \leq \text{Vicm} \leq \\ (\ V_{DD}  37.5\text{mV}) \\ \text{Or} \\ V_{DD} \pm 10\% \end{array} $
Sink DC Characteristics When Source Disable	ed or Disconnected at TP2	
Differential Voltage Level	$V_{DD} \pm 10 \text{mV}$	$V_{DD}\pm 10 mV$



**Electrical Characteristics** (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
$I_{CC}$	Supply Current	$V_{IH} = V_{DD}, V_{IL} = V_{DD} - 0.4V,$ $R_T = 50$ -Ohm, $V_{DD} = 3.3V,$		120		mA
$P_{D}$	Power Dissipation	$OC_SX = LOW, x = 0, 1, 2$		400		mW
$I_{CCQ}$	Standby Current	$\overline{OE}$ = HIGH, SEL1 = Low, SEL2 = Low, V <sub>DD</sub> =3.3V		8		mA
TMDS Di	fferential Pins ( $D_X\pm A,D_X\pm B,D_X\pm,CLB$	X±A, CLK±B, CLK±)				
$V_{\mathrm{OH}}$	Single-ended high-level output voltage		V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	
$V_{\mathrm{OL}}$	Single-ended low-level output voltage		V <sub>DD</sub> - 600		V <sub>DD</sub> - 400	mV
V <sub>swing</sub>	Single-ended output swing voltage	V 2 2V P 50 Ohm	400		600	
V <sub>OD(O)</sub>	Overshoot of output differential voltage	$V_{DD} = 3.3V$ , $R_T = 50$ -Ohm Pre-emphasis/De-emphasis = 0dB		6%	15%	2x
V <sub>OD(U)</sub>	Undershoot of output differential voltage			12%	25%	$V_{swing}$
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states			0.5	5	mV
I <sub>(OS)</sub>	Short circuit output current				12	mA
V <sub>ODE(SS)</sub>	Steady state output differential voltage	$OC_Sx = GND, Dx \pm AB = 250$	560		840	
V <sub>ODE(PP)</sub>	Peak-to-peak output differential voltage	Mbps HDMI <sup>TM</sup> data pattern, X = 0, 1, 2 $CLK\pm A, B = 25$ MHz clock	800		1200	mVp-p
V <sub>I(open)</sub>	Single-ended input voltage under high impedance input or open input	$I_I = 10 \mu A$	V <sub>DD</sub> - 10		V <sub>DD</sub> + 10	mV
R <sub>INT</sub>	Input termination resistance	$V_{IN} = 2.9V$	45	50	55	Ohm
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	<b>K</b> )				
IT I	Innut lealing a summent	$V_I = 5.5V$	-50		50	4
$ I_{lkg} $	Input leakage current	$V_{I} = V_{DD}$	-20		20	μA
$C_{IO}$	Input/output capacitance	$V_{\rm I} = 0V$		7.5		pF
$R_{ON}$	Switch resistance	$I_{O} = 3 \text{mA}, V_{O} = 0.4 \text{V}$		25	50	Ohm
$V_{PASS}$	Switch output voltage	$V_I = 3.3V$ , $I_I = 100 \mu A$	1.5(2)	2.0	$2.5^{(3)}$	V
Status Pin	us (HPD)					
V <sub>OH(TTL)</sub>	TTL High-level output voltage	$I_{OH} = -4mA$	2.4			V
V <sub>OL(TTL)</sub>	TTL Low-level output voltage	$I_{OL} = 4mA$			0.4	V

(Table Continued)

8 09-0017 PS8957B 07/29/09

Downloaded From Oneyac.com



## **Electrical Characteristics** (Continued)

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units	
Control P	Control Pins (SEL, $\overline{\text{OE}}$ )						
$ I_{IH} $	High-level digital input current	$V_{IH}$ = 2.0V or $V_{DD}$	-10		10	A	
I <sub>IL</sub>	Low-level digital input current	$V_{IL} = GND \text{ or } 0.8V$	-10		10	μΑ	
Status Pin	Status Pins (HPD_SINK)						
ITerral	High-level digital input current	$V_{IH} = 5.3V$	-50		50		
$ { m I}_{ m IH} $	High-level digital input current	$V_{IH} = 2.0 V \text{ or } V_{DD}$	-10		10	μΑ	
$ I_{IL} $	Low-level digital input current	$V_{IL}$ = GND or 0.8V	-10		10		

#### **Notes:**

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2. The value is tested in full temperature range at 3.0V.
- 3. The value is tested in full temperature range at 3.6V.



## Switching Characteristics (over recommended operating conditions unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Units
TMDS Di	fferential Pins (Dx±, CLK±)			•		
tpd	Propagation delay				2000	
t <sub>r</sub>	Differential output signal rise time (20% - 80%)		75		240	
$t_{\mathrm{f}}$	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V$ , $R_T = 50$ -Ohm, pre-emphasis/de-emphasis = 0dB	75		240	
t <sub>sk(p)</sub>	Pulse skew			10	50	
$t_{sk(D)}$	Intra-pair differential skew			23	50	
t <sub>sk(o)</sub>	Inter-pair differential skew <sup>(2)</sup>				100	ps
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from CLK± residual jitter	pre-emphasis/de-emphasis = 0dB, Dx±A, B = 1.65 Gbps HDMI <sup>™</sup> data		15	30	
t <sub>jit(pp)</sub>	Peak-to-peak output jitter from Dx± residual jitter	pattern, x = 0, 1, 2 CLK±A, B = 165 MHz clock		18	50	
$t_{ m DE}$	De-emphasis duration	de-emphasis = -3.5dB, Dx $\pm$ A, B = 250 Mbps HDMI <sup>TM</sup> data pattern, x = 0, 1, 2 CLK $\pm$ A, B = 25 MHz clock		240		
$t_{SX}$	Select to switch output				10	
t <sub>en</sub>	Enable time				200	ns
t <sub>dis</sub>	Disable time				10	
DDC I/O	Pins (SCL, SCL_SINK, SDA, SDA_SIN	K)	•	•		
t <sub>pd(DDC)</sub>	Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn	$C_L = 10 pF$		0.4	2.5	ns
Control a	nd Status Pins (SEL, HPD_SINK, HPD)					
t <sub>pd(HPD)</sub>	Propagation delay (from HPD_SINK to the active port of HPD)	C- = 10mE		2	6.0	
t <sub>sx(HPD)</sub>	Switch time (from port select to the latest valid status of HPD)	$C_L = 10 pF$		3	6.5	ns

#### Notes

- 1. All typical values are at 25°C and with a 3.3V supply.
- 2.  $t_{sk(0)}$  is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

## **Application Information**

## Supply Voltage

All  $V_{DD}$  pins are recommended to have a  $0.1 \mu F$  capacitor tied from  $V_{DD}$  to GND to filter supply noise

#### TMDS inputs


Standard TMDS terminations have already been integrated into Pericom's PI3HDMI201 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

All trademarks are property of their respective owners. 10 09-0017 PS8957B 07/29/09



## TMDS output oscillation elimination

The TMDS inputs do not incorporate a squelch circuit. Therefore, we recommend the input to be externally biased to prevent output oscillation. One pin will be pulled high to  $V_{DD}$  with the other grounded through a 1.5KOhm resistor as shown.



TMDS Input Fail-Safe Recommendation



#### **Recommended Power Supply Decoupling Circuit**

Figure 1 is the recommended power supply decoupling circuit configuration. It is recommended to put  $0.1\mu F$  decoupling capacitors on each  $V_{DD}$  pins of our part, there are four  $0.1\mu F$  decoupling capacitors are put in Figure 1 with an assumption of only four  $V_{DD}$  pins on our part, if there is more or less  $V_{DD}$  pins on our Pericom parts, the number of  $0.1\mu F$  decoupling capacitors should be adjusted according to the actual number of  $V_{DD}$  pins. On top of  $0.1\mu F$  decoupling capacitors on each  $V_{DD}$  pins, it is recommended to put a  $10\mu F$  decoupling capacitor near our part's  $V_{DD}$ , it is for stabilizing the power supply for our part. Ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. But, it is optional and depends on the power supply conditions of other circuits.




Figure 1 Recommended Power Supply Decoupling Circuit Diagram

All trademarks are property of their respective owners. 12 09-0017 PS8957B 07/29/09



## **Requirements on the Decoupling Capacitors**

There is no special requirement on the material of the capacitors. Ceramic capacitors are generally being used with typically materials of X5R or X7R.

## **Layout and Decoupling Capacitor Placement Consideration**

- i. Each 0.1µF decoupling capacitor should be placed as close as possible to each V<sub>DD</sub> pin.
- ii. V<sub>DD</sub> and GND planes should be used to provide a low impedance path for power and ground.
- iii. Via holes should be placed to connect to V<sub>DD</sub> and GND planes directly.
- iv. Trace should be as wide as possible
- v. Trace should be as short as possible
- vi. The placement of decoupling capacitor and the way of routing trace should consider the power flowing criteria.
- vii. 10μF capacitor should also be placed closed to our part and should be placed in the middle location of 0.1μF capacitors.
- viii. Avoid the large current circuit placed close to our part; especially when it is shared the same  $V_{DD}$  and GND planes. Since large current flowing on our  $V_{DD}$  or GND planes will generate a potential variation on the  $V_{DD}$  or GND of our part.




Figure 2 Layout and Decoupling Capacitor Placement Diagram


All trademarks are property of their respective owners.

13 09-0017 PS8957B 07/29/09

Downloaded From Oneyac.com



## Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)



08-0208

## **Ordering Information**

Ordering Code	Package Code	Package Description
PI3HDMI201ZFE	ZF	56-pin, Pb-free & Green TQFN

#### **Notes:**

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & DeepColor are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

14

## 单击下面可查看定价,库存,交付和生命周期等信息

>>Diodes Incorporated(达迩科技(美台))