

Ultra low-power 64Kbit Serial I2C Page EEPROM EV24C64A

Description:



The EV24C64A is a high-performance serial electrically erasable and programmable read-only memory (EEPROM) solution, offering 64 Kbits (8 Kbytes) of storage capacity. Designed to meet the demands of industrial and commercial applications, it operates within a wide voltage range of 1.7V to 5.5V and supports high-speed communication up to 1 MHz.

This EEPROM device is optimized for low-power and low-voltage operation, making it ideal for various industrial and commercial applications. Additionally, the EV24C64A features an identification page of 32 bytes, allowing storage of sensitive application parameters that can be permanently locked in read-only mode for enhanced security.


Features:

- **Universal Compatibility:** Compatible with all I2C bidirectional data transfer protocols, ensuring seamless integration into various systems.
- **Ample Memory Capacity:** Offers 64 Kbits (8 Kbytes) of EEPROM storage, with a page size of 32 bytes. Includes an additional write-lockable page for enhanced flexibility.
- **Wide Operating Voltage Range:** Operates within a single supply voltage range of 1.7V to 5.5V, making it suitable for diverse applications.
- **High-Speed Operation:** Supports high-speed communication with a maximum frequency of 1 MHz, enabling rapid data transfer.
- **Flexible Read Modes:** Supports both random and sequential read modes, allowing for versatile data access methods.
- **Efficient Write Operations:** Enables byte write within 3 ms and page write within 3 ms, with partial page writes allowed for optimized data management.
- **Hardware Data Protection:** Equipped with a write protect pin for hardware-based data protection, ensuring data integrity and security.
- **Noise Suppression:** Features Schmitt trigger and filtered inputs to suppress noise interference, maintaining signal reliability.
- **Reliability Assurance:** Offers high reliability with an endurance of 1 million write cycles and data retention of up to 100 years, ensuring long-term data integrity.
- **Enhanced Protection:** Provides enhanced protection against electrostatic discharge (ESD) and latch-up, with a Human Body Model (HBM) rating of 8000V.
- **Versatile Packaging Options:** Available in UDFN packages, offering flexibility in application design and assembly.



Pin Configuration

8 -pad DFN



Pin Descriptions

Pin Name	Туре	Functions
A0-A2	Ι	Address Inputs
SDA	I/0	Serial Data
SCL	Ι	Serial Clock Input
WP	Ι	Write Protect
GND	Р	Ground
Vcc	Р	Power Supply

Table 1

EVASH Technology (ShenZhen)Co.,Ltd 2-14

www.evashtec.com



Block Diagram




Figure 1



DEVICE/PAGE ADDRESSES (A2, A1 and A0): The A2, A1 and A0 pins are device address inputs that are hard wire for the EV24C64A. Eight 64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The EV24C64A has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following **Table 2**.

WP Pin Status	EV24C64A
At VCC	Full(64K) Array
At GND	Normal Read/Write Operations

Table 2

Functional Description

1. Memory Organization

EV24C64A, 64K SERIAL EEPROM: Internally organized with 256 pages of 32 bytes each, the 64K requires a 13-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.




Figure 2. Data Validity



START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).




Figure 3. Start and Stop Definition

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.




Figure 4. Output Acknowledge

STANDBY MODE: The EV24C64A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

EVASH Technology (ShenZhen)Co.,Ltd 5-14



3. Device Addressing

The 64K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see **Figure 5**)




Figure 5. Device Address

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 64K EEPROM uses A2, A1 and A0 device address bits to allow as much as eight devices on the same bus. These 3 bits must be compared to their corresponding hardwired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The EV24C64A has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.

4. Write Operations

BYTE WRITE: A write operation requires two 8-bit data word address (see **Figure 6**) following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 7**).

B15	B14	B13	B12	B11	B10	В9	B8
B 7	В6	B5	B4	В3	B2	B1	В0

Figure 6. Data Word Address




Figure 7. Byte Write

PAGE WRITE: The Page Write mode allows up to 32 bytes to be written in a single Write cycle. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word



is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 8**).

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.




Figure 8. Page Write

WRITE IDENTIFICATION PAGE: The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits B15/B5 are don't care except for address bit B10 which must be "0".

LSB address bits B4/B0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.



5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 9**).




Figure 9. Current Address Read

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**).




Figure 10. Random Read



SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 11**).




Figure 11. Sequential Read

READ IDENTIFICATION PAGE: The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing a Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits B15/B5 are don't care, the LSB address bits B4/B0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes)

LOCK IDENTIFICATION PAGE: The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

Device type identifier = 1011b

Address bit B10 must be '1'; all other address bits are don't care

The data byte must be equal to the binary value xxxx xx1x, where x is don't care



Electrical Characteristics

Absolute Maximum Stress Ratings:

•	DC Supply Voltage	V to +6.5V
•	Input / Output VoltageGND)-0.3V to VCC+0.3V

- Storage Temperature-65°C to +150°C

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from (unless otherwise noted):

EV24C64A	TA =-4	0°C to +85	5℃	VCC = +1.7V to +5.5V@400kHz						
EV24C64AE1	TA =-4	0°C to +10)5°C	VCC = +2.5V to +5.5V@1MHz						
EV24C64AE0	TA =-4	0°C to +12	25°C	CL=100 pF						
Parameter		Symbol	Min	Тур	Max	Unit	Condition			
Supply Current VCC	=5.0V	ICC1	-	0.14	0.3	mA	READ at 400KHZ			
Supply Current VCC	=5.0V	ICC2	-	0.28	0.5	mA	WRITE at 400KHZ			
Supply Current VCC=5.0V		ISB1	-	0.03	0.5	μΑ	VIN=VCC or VSS			
Input Leakage Cur	rent	IL1	-	0.10	1.0	μΑ	VIN=VCC or VSS			
Output Leakage Cu	rrent	ILO	-	0.05	1.0	μΑ	VOUT=VCC or VSS			
Input Low Leve	Input Low Level		-0.3	-	VCC×0.3	V	VCC=1.7V to 5.5V			
Input High Level		VIH1	VCC×0.7	-	VCC+0.3	V	VCC=1.7V to 5.5V			
Output Low Level VC	Output Low Level VCC=1.7V		-	-	0.2	V	IOL=0.15mA			
Output Low Level VC	C=5.0V	VOL2	-	-	0.4	V	IOL=3.0mA			

Table 3

Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance(SDA)	C _{I/O}	-	-	8	pF	V _{IO} =0V
Input Capacitance(A0,A1,A2,SCL)	CIN	-	-	6	рF	V _{IN} =0V

Table 4

Write Cycle



AC Electrical Characteristics

EV24C64A	TA =-40°C to +85°C			/CC = -	⊦1 7V to	+5 5V@	ภ400k	Hz	
EV24C64AE1	TA =-40°C to +105°C			VCC = +1.7V to +5.5V@400kHz VCC = +2.5V to +5.5V@1MHz					
EV24C64AE0	TA =-40°C	to +125°C		CL=100) pF				
Parameter		Cyrreb el 1.		òVCC	2.5V:	≤VCC	11.7		
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Frequency,SCL		fSCL	-	-	400	-	-	1000	kHz
Clock Pulse Width Lo	w	tLOW	1.3	-	-	0.5	-	-	μs
Clock Pulse Width Hig	gh	tHIGH	0.6	-	-	0.26	-	-	μs
Noise Suppression Ti	Noise Suppression Time		-	-	50	-	-	50	ns
Clock Low to Data Out Valid		tAA	-	-	0.9	-	-	0.45	μs
Time the bus must be free		tBUF	1.3	-	-	0.5	-	-	μs
Start Hold Time		tHD:STA	0.6	-	-	0.25	-	-	μs
Start Setup Time		tSU:STA	0.6	-	-	0.25	-	-	μs
Data In Hold Time		tHD:DAT	0	-	-	0	-	-	μs
Data in Setup Time		tSU:DAT	100	ı	-	100	-	-	ns
Input Rise Time(1)		tR	•	ı	0.3	-	-	0.12	μs
Input Fall Time(1)		tF	-	-	0.3	-	-	0.12	μs
Stop Setup Time		tSu:STO	0.6	-	-	0.25	-	-	μs
Data Out Hold Time		tDH	50	-	-	50	-	-	ns
Write Cycle Time		twR	-	1.9	3	-	1.9	3	ms
						1			

1M Table 5

1M

Notes:

- 1. This parameter is characterized and is not 100% tested.
- 2. AC measurement conditions: RL (connects to VCC): 1.3 k

5.0V,25°C,Byte Mode(1)

Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns

Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.

Endurance



Bus Timing




Figure 12. SCL: Serial Clock, SDA: Serial Data I/O

Write Cycle Timing





Figure 13. SCL: Serial Clock, SDA: Serial Data I/O

Notes:

The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



Package Information UDFN




Marking Diagram UDFN



BL	Packaging House Identifier
64	64Kbit
YY	Year
WW	Week





Ordering Information

Device	Package	Shipping (Qty/Packing)
EV24C64A	UDFN	3000/Tape &Reel

单击下面可查看定价,库存,交付和生命周期等信息

>>EVASH