


# +3.3V Low Power Half-Duplex RS-485 Transceivers with 10Mbps Data Rate


- RS-485 and RS-422 Transceivers
- Operates from a single +3.3V supply
- Interoperable with +5.0V logic
- Driver/Receiver Enable
- Low Power Shutdown Mode (SP3481)
- -7V to +12V Common-Mode Input Voltage Range
- Allows up to 32 transceivers on the serial bus
- Compatibility with the industry standard 75176 pinout
- Driver Output Short-Circuit Protection



#### Now Available in Lead Free Packaging

#### DESCRIPTION

The **SP3481** and the **SP3485** are a family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. These devices are pin-to-pin compatible with the Sipex SP481, SP483, and SP485 devices as well as popular industry standards. The **SP3481** and the **SP3485** feature Sipex's BiCMOS process, allowing low power operation without sacrificing performance. The **SP3481** and **SP3485** meet the electrical specifications of RS-485 and RS-422 serial protocols up to 10Mbps under load. The **SP3481** is equipped with a low power Shutdown mode.



#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>cc</sub> +	-6.0V
Input Voltages	
Logic0.3V to +	-6.0V
Drivers0.3V to +	-6.0V
Receivers	±15V
Output Voltages	
Drivers	±15V
Receivers0.3V to +	-6.0V
Storage Temperature65°C to +1	50°C
Power Dissipation per Package	
8-pin NSOIC (derate 6.90mW/°C above +70°C) 600	0mW
8-pin PDIP (derate 11 8mW/°C above +70°C) 100	0mW



CAUTION: ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam

#### **SPECIFICATIONS**


 $T_{\text{AMR}} = T_{\text{MIN}}$  to  $T_{\text{MAX}}$  and  $V_{\text{CC}} = +3.3 \text{V} \pm 5\%$  unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SP3481/SP3485 DRIVER					
DC Characteristics					
Differential Output Voltage	GND		V <sub>cc</sub>	Volts	Unloaded; R = ∞; Figure 1
Differential Output Voltage	2		V <sub>CC</sub>	Volts	with load; $R = 50\Omega$ ; (RS-422); Figure 1
Differential Output Voltage	1.5		\/	Volts	with load; $R = 27\Omega$ ; (RS-485); Figure 1
Change in Magnitude of Driver	-		V <sub>cc</sub>	VOILS	Williodd, 11 = 2732, (110 400), 1 iguic 1
Differential Output Voltage for					
Complimentary States			0.2	Volts	$R = 27\Omega$ or $R = 50\Omega$ ; Figure 1
Driver Common-Mode			_		
Output Voltage	0.0		3	Volts	R = 27Ω or R = $50Ω$ ; Figure 1
Input High Voltage Input Low Voltage	2.0		0.8	Volts Volts	Applies to DE, DI, RE Applies to DE, DI, RE
Input Current			±10	นA	Applies to DE, DI, RE
Driver Short-Circuit Current				μιν	The price to BE, BI, RE
V <sub>OUT</sub> = HIGH			±250	mA	-7V ≤ V <sub>O</sub> ≤ +12V
V <sub>OUT</sub> = LOW			±250	mA	-7V ≤ V <sub>O</sub> ≤ +12V
SP3481/SP3485 DRIVER					
AC Characteristics					
Maximum Data Rate	10			Mbps	$\overline{RE} = V_{CC}$ , $DE = V_{CC}$
Driver Innut to Outnut t	20	40	60		Figures 2 and 8
Driver Input to Output, t <sub>PLH</sub>	20	40	60	ns	Figures 2 and 8
Driver Input to Output, t <sub>PHL</sub>	20	40	60	ns	Figures 2 and 8
, , , PAL					
Differential Driver Skew		2	10	ns	t <sub>DO1</sub> - t <sub>DO2</sub>   Figures 2 and 9
Driver Rise or Fall Time		5	20	ns	From 10% to 90%; Figures 3 and 9
Driver Enable to Output High		52	120	ns	Figures 4 and 10
Driver Enable to Output Low Driver Disable Time from Low		60 40	120 120	ns	Figures 5 and 10 Figures 5 and 10
Driver Disable Time from High		60	120	ns ns	Figures 4 and 10
SP3481/SP3485 RECEIVER			1.20	110	ga. co . ana ro
DC Characteristics					
Differential Input Threshold	-0.2		+0.2	Volts	-7V ≤ V <sub>CM</sub> ≤ +12V
Input Hysteresis		20		mV	$V_{CM} = 0V$
Output Voltage High	V <sub>CC</sub> -0.4			Volts	$V_{ID} = +200 \text{mV}, -1.5 \text{mA}$
Output Voltage Low			0.4	Volts	V <sub>ID</sub> = -200mV, 2.5mA
Three-State (High Impedance)			٠.,	_	0V V V . <del>DE</del> V
Output Current Input Resistance	12	15	<u>±</u> 1	μA kΩ	$ OV \le V_O \le V_{CC}; \overline{RE} = V_{CC}$
Input Current (A, B); V <sub>IN</sub> = 12V		13	1.0	mA	$ -7V \le V_{CM} \le +12V$ DE = 0V, $V_{CC} = 0V$ or 3.6V, $V_{IN} = 12V$
Input Current (A, B); V <sub>IN</sub> = -7V			-0.8	mA	$DE = 0V$ , $V_{CC} = 0V$ of 3.6V, $V_{IN} = 12V$ $DE = 0V$ , $V_{CC} = 0V$ or 3.6V, $V_{IN} = -7V$
Short-Circuit Current	7		60	mA	$0V \le V_{CM} \le V_{CC}$
					OW CC

### **SPECIFICATIONS** (continued)

 $T_{\text{AMB}} = T_{\text{MIN}}$  to  $T_{\text{MAX}}$  and  $V_{\text{CC}} = +3.3 \text{V} \pm 5\%$  unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
SP3481/SP3485 RECEIVER					
<b>AC Characteristics</b> Maximum Data Rate Receiver Input to Output, t <sub>PLH</sub>	10 40	70	100 70	Mbps ns ns	$\overline{RE}$ = 0V, DE = 0V Figures 6 and 11 $T_{AMB}$ = +25°C, $V_{CC}$ = +3.3V, Figures 6 and 11
Receiver Input to Output, $t_{\rm PHL}$	40	70	100 70	ns ns	Figures 6 and 11 T <sub>AMB</sub> = +25°C, V <sub>CC</sub> = +3.3V, Figures 6 and 11
Differential Receiver Skew Receiver Enable to		4		ns	$t_{RSKEW} =  t_{RPHL} - t_{RPLH} $ Figures 6 and 11
Output Low Receiver Enable to		35	60	ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open
Output High		35	60	ns	Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
Receiver Disable from Low		35	60	ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open
Receiver Disable from High		35	60	ns	Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
SP3481 Shutdown Timing					
Time to Shutdown Driver Enable from Shutdown	50	75	200	ns	RE = 3.3V, DE = 0V
to Output High Driver Enable from Shutdown		65	150	ns	Figures 4 and 10
to Output Low Receiver Enable from		65	150	ns	Figures 5 and 10
Shutdown to Output High Receiver Enable from		50	200	ns	Figures 7 and 12; S <sub>2</sub> closed, S <sub>1</sub> open
Shutdown to Output Low		50	200	ns	Figures 7 and 12; S <sub>1</sub> closed, S <sub>2</sub> open
POWER REQUIREMENTS					
Supply Current SP3481/3485					
No Load		1000 800	2000 1500	μ <b>Α</b> μ <b>Α</b>	$\overline{\text{RE}}$ , DI = 0V or $V_{\text{CC}}$ ; DE = $V_{\text{CC}}$ $\overline{\text{RE}}$ = 0V, DI = 0V or $V_{\text{CC}}$ ; DE = 0V
SP3481 Shutdown Mode			10	μA	$DE = 0V, \overline{RE} = V_{CC}$
					· · · · · · · · · · · · · · · · ·



SP3481/SP3485 Pinout (Top View)

#### **DESCRIPTION**

The **SP3481** and the **SP3485** are 2 members in the family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. These devices are pin-to-pin compatible with the Sipex SP481, SP483, and SP485 devices as well as popular industry standards. The **SP3481** and the **SP3485** feature Sipex's BiCMOS process allowing low power operation without sacrificing performance.

#### **Drivers**

The driver outputs of the **SP3481** and **SP3485** are differential outputs meeting the RS-485 and RS-422 standards. The typical voltage output swing with no load will be 0 Volts to +3.3 Volts. With a load of  $54\Omega$  across the differential outputs, the drivers maintain greater than 1.5V voltage levels. The drivers of the **SP3481** and **SP3485** have an enable control line which is active HIGH. A logic HIGH on DE (pin 3) will enable the differential driver outputs. A logic LOW on DE (pin 3) will tri-state the driver outputs.

The tranceivers in the **SP3481** and **SP3485** operate up to 10Mbps. The 250mA  $I_{SC}$  maximum limit on the driver output allows the **SP3481** and the **SP3485** to withstand an infinite short circuit over the -7.0V to +12.0V common mode range without catastrophic damage to the IC.

#### **PIN FUNCTION**

Pin 1 – RO – Receiver Output.

Pin  $2 - \overline{RE}$  – Receiver Output Enable Active LOW.

Pin 3 – DE – Driver Output Enable Active HIGH.

Pin 4 – DI – Driver Input.

Pin 5 – GND – Ground Connection.

 $Pin\ 6-A-Driver\ Output/Receiver\ Input$ 

Non-inverting.

Pin 7 – B – Driver Output/Receiver Input Inverting.

Pin  $8 - V_{CC}$ 

#### Receivers

The **SP3481** and **SP3485** receivers have differential inputs with an input sensitivity as low as  $\pm 200 \text{mV}$ . Input impedance of the receivers is typically  $15 \text{k}\Omega$  ( $12 \text{k}\Omega$  minimum). A wide common mode range of -7V to +12V allows for large ground potential differences between systems. The receivers of the **SP3481** and **SP3485** have a tri-state enable control pin. A logic LOW on  $\overline{\text{RE}}$  (pin 2) will enable the receiver, a logic HIGH on  $\overline{\text{RE}}$  (pin 2) will disable the receiver.

The receivers of the **SP3481** and **SP3485** operate up to 10Mbps. The receiver for each of the three devices is equipped with fail-safe. Fail-safe guarantees that the receiver output will be in a HIGH state when the input is left unconnected.

#### Shutdown Mode for the SP3481

The **SP3481** is equipped with a Shutdown mode. To enable the Shutdown state, both the driver and receiver must be disabled simultaneously. A logic LOW on DE (pin 3) and a logic HIGH on  $\overline{\text{RE}}$  (pin 2) will put the **SP3481** into Shutdown mode. In Shutdown, supply current will drop to typical  $1\mu\text{A}$ ,  $10\mu\text{A}$  maximum.




Figure 1. Driver DC Test Load Circuit




Figure 3. Driver Differential Output Delay and Transition Time Circuit




Figure 5. Driver Enable and Disable Timing Circuit, Output LOW




Figure 7. Receiver Enable and Disable Timing Circuit

INPUTS			OUTPUTS		
RE	DE	DI	LINE CONDITION	В	A
X	1	1	No Fault	0	1
X	1	0	No Fault	1	0
X	0	X	X	Z	Z

Table 1. Transmit Function Truth Table




Figure 2. Driver Propagation Delay Test Circuit




Figure 4. Driver Enable and Disable Timing Circuit, Output HIGH




Figure 6. Receiver Propagation Delay Test Circuit

INPUTS			OUTPUTS
$\overline{\mathbf{R}}\overline{\mathbf{E}}$	DE	A - B	R
0	0	+0.2V	1
0	0	-0.2V	0
0	0	Inputs Open	1
1	0	X	Z

Table 2. Receive Function Truth Table




Figure 8. Driver Propagation Delay Waveforms




Figure 10. Driver Enable and Disable Timing Waveforms




Figure 9. Driver Differential Output Delay and Transition Time Waveforms




Figure 11. Receiver Propagation Delay Waveforms






Figure 12. Receiver Enable and Disable Waveforms

**NOTE 1:** The input pulse is supplied by a generator with the following characteristics:

PRR=250KHz, 50% duty cycle,  $t_r < 6.0$ ns,  $Z_0 = 50\Omega$ . **NOTE 2:**  $C_T$  includes probe and stray capacitance.





#### ORDERING INFORMATION

Model	Temperature Range	Package
SP3481CN	0°C to +70°C	8-pin Narrow SOIC
SP3481CP	0°C to +70°C	8-pin Plastic DIP
SP3481EN	40°C to +85°C	8-pin Narrow SOIC
SP3481EP	-40°C to +85°C	8-pin Plastic DIP
SP3485CN		8-pin Narrow SOIC
SP3485CP	0°C to +70°C	8-pin Plastic DIP
SP3485EN	40°C to +85°C	8-pin Narrow SOIC
SP3485EP	-40°C to +85°C	8-pin Plastic DIP

Please consult the factory for pricing and availability on a Tape-On-Reel option.

Available in lead free packaging. To order, add "-L" suffix to the part number. Example: SP3481CN = standard; SP3481CN - L = lead free.



SIGNAL PROCESSING EXCELLENCE

#### **Sipex Corporation**

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sales Office 22 Linnell Circle

Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.

## 单击下面可查看定价,库存,交付和生命周期等信息

>>Exar-MaxLinear(艾科嘉)