

#### 650V GaN FET

### 1. Description

The G1N65 series FETs are hybrid normally-off Gallium Nitride (GaN) field effect transistors with the strongest gate and the lowest reverse voltage drop of all wide-band-gap devices in the market. They allow simple gate drive, offer best-in-class performance and outstanding reliability.

#### **Features**

- Strong gate with a high threshold, no need for negative gate drive, and a high repetitive input voltage tolerance of ±20V.
- Fast turn-on/off speed for reduced cross-over losses.
- Low Q<sub>G</sub> and simple gate drive for lowest driver consumption at high frequencies.
- Lowest V<sub>F</sub> in off-state reverse conduction among all SiC and GaN FETs for low loss during dead-times.
- Low QRR for outstanding hard-switched bridge applications.
- High spike tolerance of 800V for enhanced reliability.

#### **Benefits**

- Enable very high conversion efficiencies.
- Enable higher frequency for compact power supplies.
- End-product cost & size savings due to reduced cooling requirements.
- Improved safety & reliability due to cooler operation temperature.
- Higher output power due to the best efficiency and thermal capability.

### **Applications**

- Half-bridge buck/boost, totem-pole PFC circuits or inverter circuits.
- High-efficiency/High-frequency phase-shift, LLC or other soft-switching topologies.


Key Performance Parameters			
V <sub>DSS</sub> (V)	650		
V <sub>DSS(PK)</sub> (V) <sup>a)</sup>	800		
R <sub>DS(ON)</sub> (mΩ) typical <sup>b)</sup>	35		
Q <sub>OSS</sub> (nC)	150		
Q <sub>G</sub> (nC)	22		

a) Duty < 1%, spike duration < 1µs, nonrepetitive

#### **Datasheet**




Top View



**Bottom View** 

Gate	Pin1
Source	Pin2(Tab)
Drain	Pin3



- RoHS Compliant
- REACH Compliant
- Halogen-Free

Part Number & Package Information			
Part #	Package	Package Base	
G1N65R035TB-N	TO-247	Source	

b) Dynamic on-resistance



# 2. Maximum Ratings

Name	Parameter	Value
V <sub>DSS</sub> (V)	Maximum drain-to-source voltage (T <sub>J</sub> = -55°C to 150°C)	650
V <sub>DSS(PK)</sub> (V)	Maximum drain-to-source peak voltage <sup>a)</sup>	800
V <sub>GSS</sub> (V)	Maximum gate-to-source voltage	±20
P <sub>D</sub> (W)	Maximum power dissipation (T <sub>C</sub> = 25°C)	156
1 (4)	Maximum continuous drain current (T <sub>C</sub> = 25°C)	46.5
I <sub>DS</sub> (A)	Maximum continuous drain current (T <sub>C</sub> = 100°C)	29.5
I <sub>DS</sub> (Pulse) (A)	Maximum pulse drain current (T <sub>C</sub> = 25°C) b)	240
T <sub>J</sub> (°C)	Junction temperature	-55 to +150
Ts (°C)	Storage temperature	-55 to +150
T <sub>SOLD</sub> (°C)	Soldering peak temperature c)	260

<sup>&</sup>lt;sup>a)</sup> Duty cycle < 1%, spike duration < 1µs, nonrepetitive

# 3. Thermal Characteristics

Name	Parameter	Тур
Rejc (°C/W)	Junction-to-case thermal resistance	0.8
R <sub>OJA</sub> (°C/W )	Junction-to-ambient thermal resistance	40

b) Pulse width = 10µs

c) For 10 seconds, 1.6mm from the case



### 4. Device Characteristics

T<sub>J</sub> = 25°C unless specified

Name	Parameter	Min	Тур	Max	Unit	Test Conditions
V <sub>DSS</sub>	Maximum drain-to-source voltage	650	-	-	V	V <sub>GS</sub> = 0V
V <sub>GS(th)</sub>	Gate threshold voltage	3.3	4	4.8	V	$V_{DS} = V_{GS}$ , $I_D = 1mA$
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	-	-6.5	-	mV/°C	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1mA
		-	35	41	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A
R <sub>DS(ON)</sub>	Drain-source on resistance <sup>a)</sup>	-	72	-	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A, T <sub>J</sub> = 150°C
	Off-state drain-to-source leakage	-	3	30	μA	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V
I <sub>DSS</sub>	current	-	20	-	μA	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
Igss	Gate-to-source leakage current	-	-	400	nA	V <sub>GS</sub> = 20V
IGSS	Gate-to-source leakage current	-	-	-400	nA	V <sub>GS</sub> = -20V
Ciss	Input capacitance	-	1500	-	pF	$V_{GS} = 0V, V_{DS} = 400V,$ f = 1MHz
Coss	Output capacitance	-	147	-	pF	$V_{GS} = 0V, V_{DS} = 400V,$ f = 1MHz
C <sub>RSS</sub>	Reverse switching capacitance	-	5	-	pF	$V_{GS} = 0V, V_{DS} = 400V,$ f = 1MHz
C <sub>O(ER)</sub>	Equivalent output capacitance (energy related)	-	220	-	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 400V
C <sub>O(TR)</sub>	Equivalent output capacitance (time related)	-	380	-	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 400V
Q <sub>G</sub>	Total gate charge	-	22	-	nC	$V_{DS} = 400V$ , $V_{GS} = 0V$ to 10V, $I_D = 32A$
Q <sub>GS</sub>	Gate-source charge	-	8.4	-	nC	$V_{DS} = 400V$ , $V_{GS} = 0V$ to 10V, $I_D = 32A$
Q <sub>GD</sub>	Gate-drain charge	-	6.6	-	nC	$V_{DS} = 400V$ , $V_{GS} = 0V$ to 10V, $I_D = 32A$
Qoss	Output charge	-	150	-	nC	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 400V
t <sub>D(ON)</sub>	Turn-on delay time	-	60	-	ns	
t <sub>R</sub>	Rise time	-	10	-	ns	$V_{DS} = 400V$ , $V_{GS} = 0V$ to 12V,
t <sub>D(OFF)</sub>	Turn-off delay time	-	94	-	ns	$I_D$ = 32A, R <sub>G</sub> = 30Ω, $Z_{FB}$ = 120 Ω at 100MHz
t <sub>F</sub>	Fall time	-	10	-	ns	

a) Dynamic ON-resistance



# G1N65R035TB-N

#### Reverse Device Characteristics, T<sub>J</sub> = 25°C unless specified

11210100 201100 01141141010110100, 10						****	
Name	Parameter	Min	Тур	Max	Unit	Test Conditions	
Is	Reverse current	-	-	29.5	А	V <sub>GS</sub> = 0V, T <sub>C</sub> = 100°C, ≤ 25% duty cycle	
Is (Pulse)	Reverse pulse current	-	-	88	Α	$V_{GS} = 0V$ , $V_{SD} = 6V$ , pulse width $\leq 100\mu$ s, $T_J = 150$ °C	
Vsp	Reverse voltage a)	-	1.8	-	V	$V_{GS} = 0V, I_{S} = 32A$	
VSD		-	1.3	-	V	V <sub>GS</sub> = 0V, I <sub>S</sub> = 16A	
t <sub>RR</sub>	Reverse recovery time	-	60	-	ns	I <sub>S</sub> = 32A, V <sub>DD</sub> = 400V,	
Q <sub>RR</sub>	Reverse recovery charge b)	-	150	-	nC	di/dt = 1000A/μs	
(di/dt) <sub>RM</sub>	Reverse diode di/dt c)	-	-	3200	A/µs	Circuit implementation and parameters in Section 7	

a) Including the effect of Dynamic ON-resistance

 $<sup>^{\</sup>text{b)}}$  Including  $Q_{\text{OSS}}$ 

c) di/dt is automatically satisfied with the recommended circuit in Section 7



### 5. Typical Characteristics ( $T_C = 25^{\circ}C$ unless specified)




Figure 1. Typical Output Characteristics at T<sub>J</sub> = 25°C (Parameter: V<sub>GS</sub>)




Figure 2. Typical Output Characteristics at  $T_J$  = 150°C (Parameter:  $V_{GS}$ )




Figure 3. Typical Transfer Characteristics (V<sub>DS</sub> = 20V, parameter: T<sub>J</sub>)




Figure 4. Normalized ON-resistance (I<sub>D</sub> = 30A, V<sub>GS</sub> = 10V)






Figure 5. Typical Capacitance  $(V_{GS} = 0V, f = 1MHz)$ 




Figure 6. Typical Coss Stored Energy




Figure 7. Typical Gate Charge (I<sub>DS</sub> = 32A, V<sub>DS</sub> = 400V)




Figure 8. Reverse Conduction Characteristics (Current pulse width ≤ 100µs, Parameter: T<sub>J</sub>)






Figure 9. Power Dissipation




Figure 10. Current Derating ( Pulse width ≤ 10µs, V<sub>GS</sub> ≥ 10V )




Figure 11. Safe Operating Area at T<sub>C</sub> = 25°C




Figure 12. Transient Thermal Resistance



### 6. Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

DO	DO NOT
Place gate driver close to the GaN device and separate input traces from output traces	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long gate drive traces, long lead length and route the output traces next to the input
Use gate ferrite bead and dc-link RC snubber	Use close-by decoupling capacitor without series resistor



### 7. Circuit Implementation

### **Half-bridge Schematic**




Figure 13. Simplified half-bridge schematic

Recommended gate drive: (0V, 12V) with R<sub>G</sub> = 30  $\Omega$  a)

Gate Ferrite Bead (FB)	Required DC Link RC Snubber (RC <sub>DCL</sub> ) b)	Recommended Switching Node RC Snubber (RC <sub>SN</sub> )
120-240Ω @ 100MHz	$(10-20nF + 3-5\Omega) \times 2$	Not necessary, see note c and d below

#### Notes

<sup>&</sup>lt;sup>a)</sup> For bridge topologies only. R<sub>G</sub> could be smaller in single ended topologies.


b) RC<sub>DCL</sub> should be placed as close as possible to the drain pin. Other decoupling capacitor(s) should be located away from the RC<sub>DCL</sub>.


 $<sup>^{\</sup>text{c})}$  RC<sub>SN</sub> is needed only if R<sub>G</sub> is smaller than recommendations.

 $<sup>^{\</sup>mbox{\scriptsize d})}$  If required, please use 10Ω+100pF, or parallel two or three of the same.



### 8. Package Dimensions





SECTION C-C, E-E


#### NOTES:

- DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 MM PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
- 2. LEAD FINISH UNCONTROLLED IN L1.
- 3. OUTLINE CONFORMS TO JEDEC TO-247-AD.

	mm			
DIM	Min.	Тур.	Max.	
Α	4.82	5.00	5.19	
A1	2.20	2.39	2.57	
A2	1.82	2.39 2.01	2.18	
b	1.09	1.19	1.35	
b1	1.09	-	1 30	
b2	1.87	2.03	2.31 2.27 3.22	
b3	1.87	-	2.27	
b4	2.94	3.05	3.22	
b5	2.94	-	3.18	
С	0.50	0.58	0.68	
c1 D	0.50	-	0.64	
	20.67	20.85	21.11	
D1	17.20	-	17.63	
D2	0.81	-	1.20	
Е	15.72	15.90	16.15	
E1	13.79	-	14.25	
E2	4.30	-	4.86	
Ψ		5.46 BSC	;	
ш	19.55	19.94	20.38	
L1	3.93	4.11	4.48	
ØP	3.50	3.61	3.69	
ØP1	7.08	7.19	7.32	
Q	5.41	-	5.85	
S	S 6.15 BSC			
	TO-247-3L			
GaNext				
DATE: 2021.11 Rev. 01				



### 9. Part Marking







# 10. Revision History

Revision No.	Date	Description of Change(s)
Rev01	2020-12-15	First Edition

Dec. 15, 2020 Rev01

# 单击下面可查看定价,库存,交付和生命周期等信息

### >>GaNext