

**Advanced** 

# **GT24C64A**

2-WIRE

64K Bits

# Serial EEPROM

Copyright © 2014 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at any time without notice. Giantec products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for critical medical or surgical equipment, aerospace or military, or other applications planned to support or sustain life. It is the customer's obligation to optimize the design in their own products for the best performance and optimization on the functionality and etc. Giantec assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products.



### **Table of Contents**

1. 1	reatures	
2. (	General Description	
<b>3.</b> I	Functional Block Diagram	5
<b>4.</b> I	Pin Configuration	<i>(</i>
	4.1 8-Pin SOIC, TSSOP, PDIP and MSOP	6
	4.2 8-Lead UDFN	6
	4.3 5-Lead TSOT23	6
	4.4 Pin Definition	
	4.4 Pin Descriptions	6
<b>5.</b> I	Device Operation	8
	5.1 2-WIRE Bus	8
	5.2 The Bus Protocol	8
	5.3 Start Condition	8
	5.4 Stop Condition	8
	5.5 Acknowledge	8
	5.6 Reset	8
	5.7 Standby Mode	8
	5.8 Device Addressing	8
	5.9 Write Operation	8
	5.10 Read Operation	🤇
	5.11 Diagrams	11
	5.12 Timing Diagrams	14
6. I	Electrical Characteristics	15
	6.1 Absolute Maximum Ratings	
	6.2 Operating Range	15
	6.3 Capacitance	15
	6.4 DC Electrical Characteristic	
	6.5 AC Electrical Characteristic	
	Ordering Information	
8. '	Top Markings	
	8.1 SOIC package	
	8.2 TSSOP package	
	8.3 UDFN package	
	8.4 PDIP package	
	8.5 MSOP package	
	8.6 TSOT23 package	
9. I	Package Information	
	9.1 SOIC	
	9.2 TSSOP	
	9.3 UDFN	
	9.4 PDIP	
	9.5 MSOP	
	9.6 TSOT23-5	26

10. Revision History......27



### 1. Features

- Two-Wire Serial Interface, I<sup>2</sup>C<sup>™</sup> Compatible
  - Bi-directional data transfer protocol
- Wide-voltage Operation
  - V<sub>CC</sub> = 1.7V to 5.5V
- Speed: 400 KHz (1.7V) and 1 MHz (2.5V~5.5V)
- Standby current (max.): 1 μA, 1.7V
- Read current (max.): 0.5 mA, 5.5V
- Write current (max.): 0.8 mA, 5.5V
- Hardware Data Protection
  - Write Protect Pin
- Sequential & Random Read Features
- Memory organization: 64Kb (8,192 x 8)
- Page Size: 32 bytes

### 2. General Description

The GT24C64A is an industrial standard electrically erasable programmable read only memory (EEPROM) device that utilizes the industrial standard 2-wire interface for communications. The GT24C64A contains a memory array of 64K bits (8,192x8), which is organized in 32-byte per page.

The EEPROM operates in a wide voltage range from 1.7V to 5.5V, which fits most application. The product provides low-power operations and low standby current. The device is offered in Lead-free, RoHS, halogen free or Green package. The available package types are 8-pin SOIC, TSSOP, UDFN, PDIP, TSOT23 and MSOP.

The GT24C64A is compatible to the standard 2-wire bus protocol. The simple bus consists of Serial Clock (SCL) and Serial Data (SDA) signals. Utilizing such bus protocol, a Master device, such as a microcontroller, can usually control one or more Slave devices, alike this GT24C64A. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The GT24C64A also has a Write Protect function via WP pin to cease from overwriting the data

- Page write mode
  - Partial page writes allowed
  - Addition write lockable page (Identification Page)
- Self timed write cycle: 5 ms (max.)
- · Noise immunity on inputs, besides Schmitt trigger
- · High-reliability
  - Endurance: 1 million cyclesData retention: 100 years
- Industrial grade
- Packages: SOIC, TSSOP, UDFN, PDIP, TSOT23 and MSOP
- Lead-free, RoHS, Halogen free, Green


stored inside the memory array.

In order to refrain the state machine from entering into a wrong state during power-up sequence or a power toggle off-on condition, a power on reset circuit is embedded. During power-up, the device does not respond to any instructions until the supply voltage (V<sub>CC</sub>) has reached an acceptable stable level above the reset threshold voltage. Once V<sub>CC</sub> passes the power on reset threshold, the device is reset and enters into the Standby mode. This would also avoid any inadvertent Write operations during power-up stage. During power-down process, the device will enter into standby mode, once V<sub>CC</sub> drops below the power on reset threshold voltage. In addition, the device will be in standby mode after receiving the Stop command, provided that no internal write operation is in progress. Nevertheless, it is illegal to send a command unless the V<sub>CC</sub> is within its operating level.

This product offers an additional page (Identification Page) of 32 bytes. The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.




### 3. Functional Block Diagram






### 4. Pin Configuration


### 4.1 8-Pin SOIC, TSSOP, PDIP and MSOP



### 4.2 8-Lead UDFN



#### 4.3 5-Lead TSOT23



#### 4.4 Pin Definition

Pin No.	Pin Name	I/O	Definition
1	A0	1	Device Address Input
2	A1	I	Device Address Input
3	A2	I	Device Address Input
4	GND	-	Ground
5	SDA	I/O	Serial Address and Data input and Data out put
6	SCL	I	Serial Clock Input
7	WP	I	Write Protect Input
8	V <sub>CC</sub>	-	Power Supply

### **4.4 Pin Descriptions**

### SCL

This input clock pin is used to synchronize the data transfer to and from the device.

### SDA

The SDA is a bi-directional pin used to transfer addresses

and data into and out of the device. The SDA pin is an open drain output and can be wired with other open drain or open collector outputs. However, the SDA pin requires a pull-up resistor connected to the power supply.

A0, A1, A2



The A0, A1 and A2 are the device address inputs.

Typically, the A0, A1, and A2 pins are for hardware addressing and a total of 8 devices can be connected on a single bus system. When A0, A1, and A2 are left floating, the inputs are defaulted to zero.

#### WP

WP is the Write Protect pin. While the WP pin is connected to the power supply of GT24C64A, the entire array

becomes Write Protected (i.e. the device becomes Read only). When WP is tied to Ground or left floating, the normal write operations are allowed.

### Vcc

Supply voltage

#### **GND**

Ground of supply voltage



### 5. Device Operation

The GT24C64A serial interface supports communications using industrial standard 2-wire bus protocol, such as I<sup>2</sup>C.

### **5.1 2-WIRE Bus**

The two-wire bus is defined as Serial Data (SDA), and Serial Clock (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as receivers. The bus is controlled by Master device that generates the SCL, controls the bus access, and generates the Start and Stop conditions. The GT24C64A is the Slave device.

#### **5.2 The Bus Protocol**

Data transfer may be initiated only when the bus is not busy. During a data transfer, the SDA line must remain stable whenever the SCL line is high. Any changes in the SDA line while the SCL line is high will be interpreted as a Start or Stop condition.

The state of the SDA line represents valid data after a Start condition. The SDA line must be stable for the duration of the High period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated by a Stop condition.

#### **5.3 Start Condition**

The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The EEPROM monitors the SDA and SCL lines and will not respond until the Start condition is met.

#### **5.4 Stop Condition**

The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition.

### 5.5 Acknowledge

After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line.

#### 5.6 Reset

The GT24C64A contains a reset function in case the 2-wire bus transmission on is accidentally interrupted (e.g. a power

loss), or needs to be terminated mid-stream. The reset is initiated when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.)

### 5.7 Standby Mode

While in standby mode, the power consumption is minimal. The GT24C64A enters into standby mode during one of the following conditions: a) After Power-up, while no Op-code is sent; b) After the completion of an operation and followed by the Stop signal, provided that the previous operation is not Write related; or c) After the completion of any internal write operations.

### **5.8 Device Addressing**

The Master begins a transmission on by sending a Start condition, then sends the address of the particular Slave devices to be communicated. The Slave device address is 8 bits format as shown in Figure. 5-5.

The four most significant bits of the Slave address are fixed (1010) for GT24C64A.

The next three bits, A0, A1 and A2, of the Slave address are specifically related to EEPROM. Up to eight GT24C64A units can be connected to the 2-wire bus.

The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, Read operation is selected. While it is set to 0, Write operation is selected.

After the Master transmits the Start condition and Slave address byte appropriately, the associated 2-wire Slave device, GT24C64A, will respond with ACK on the SDA line. Then GT24C64A will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data.

The GT24C64A then prepares for a Read or Write operation by monitoring the bus.

### **5.9 Write Operation**

### 5.9.1 Byte Write

In the Byte Write mode, the Master device sends the Start

Giantec Semiconductor, Inc. C2

www.giantec-semi.com



condition and the Slave address information (with the R/W set to Zero) to the Slave device. After the Slave generates an ACK, the Master sends the byte address that is to be written into the address pointer of the GT24C64A. After receiving another ACK from the Slave, the Master device transmits the data byte to be written into the address memory location. The GT24C64A acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device.

### 5.9.2 Page Write

The GT24C64A is capable of 32-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 31 more bytes. After the receipt of each data word, the EEPROM responds immediately with an ACK on SDA line, and the five lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If a byte address is incremented from the last byte of a page, it returns to the first byte of that page. If the Master device should transmit more than 32 bytes prior to issuing the Stop condition, the address counter will "roll over," and the previously written data will be overwritten. Once all 32 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the GT24C64A in a single Write cycle. All inputs are disabled until completion of the internal Write cycle.

### 5.9.3 Acknowledge (ACK) Polling

The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the GT24C64A initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the EEPROM is still busy with the Write operation, no ACK will be returned. If the GT24C64A has

completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation.

### **5.9.4 Write Identification Page**

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A15/A5 are don't care except for address bit A10 which must be '0'. LSB address bits A4/A0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

#### 5.9.5 Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b.
- Address bit A10 must be '1'; all other address bits are don't care.
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care.

#### **5.10 Read Operation**

Read operations are initiated in the same manner as Write operations, except that the (R/W) bit of the Slave address is set to "1". There are three Read operation options: current address read, random address read and sequential read.

### 5.10.1 Current Address Read

The GT24C64A contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the EEPROM

Giantec Semiconductor, Inc. C2

www.giantec-semi.com 9/27



receives the Slave Addressing Byte with a Read operation (R/W bit set to "1"), it will respond an ACK and transmit the 8-bit data byte stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the GT24C64A discontinues transmission. If 'n' is the last byte of the memory, the data from location '0' will be transmitted. (Refer to Figure 5-8. Current Address Read Diagram.)

#### 5.10.2 Random Address Read

Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and byte address of the location it wishes to read. After the GT24C64A acknowledges the byte address, the Master device resends the Start condition and the Slave address, this time with the R/W bit set to one. The EEPROM then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 5-9. Random Address Read Diagram.)

### 5.10.3 Sequential Read

Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the GT24C64A sends the initial byte sequence, the Master device now responds with an ACK indicating it requires additional data from the GT24C64A. The EEPROM continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from address n+1,n+2 ... etc. The address counter increments by one automatically, allow the entire memory contents to be serially read during sequential Read operation. When the

memory address boundary of the array is reached, the address counter "rolls over" to address 0, and the device continues to output data. (Refer to Figure 5-10. Sequential Read Diagram).

#### 5.10.4 Read Identification Page

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A15/A5 are don't care, the LSB address bits A4/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes).

#### 5.10.5 Read the lock status

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.



### 5.11 Diagrams

Figure 5-1. Typical System Bus Configuration




Figure 5-2. output Acknowledge




Figure 5-3. Start and Stop Conditions




Figure 5-4. Data Validity Protocol






Figure 5-5. Slave Address

Bit 7 6 5 4 3 2 1 0	Bit 7 6 5 4 3 2 1 0	3 2	3	4	5	6	7	Bit
1 0 1 0 A2 A1 A0 R/W	1 0 1 0 A2 A1 A0 R/V	2 A	A:	0	1	0	1	

### Figure 5-6. Byte Write




Figure 5-7. Page Write




Figure 5-8. Current Address Read






Figure 5-9. Random Address Read





Figure 5-10. Sequential Read



Downloaded From Oneyac.com



### **5.12 Timing Diagrams**

Figure 5-11. Bus Timing





Figure 5-12. Write Cycle Timing





### 6. Electrical Characteristics

### **6.1 Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	-0.5 to + 6.5	V
$V_P$	Voltage on Any Pin	-0.5 to + 6.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
lout	Output Current	5	mA

Note: Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **6.2 Operating Range**

Range	Ambient Temperature $(T_A)$	Vcc
Industrial	–40°C to +85°C	1.7V to 5.5V

Note: Giantec offers Industrial grade for Commercial applications (0°C to +70°C).

### 6.3 Capacitance

Symbol	Parameter <sup>[1, 2]</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	pF
C <sub>I/O</sub>	Input / Output Capacitance	V <sub>I/O</sub> = 0V	8	pF

Notes: [1] Tested initially and after any design or process changes that may affect these parameters and not 100% tested.

 $<sup>^{\</sup>text{[2]}}$  Test conditions: T\_A = 25°C, f = 1 MHz, V\_{CC} = 5.0V.





### **6.4 DC Electrical Characteristic**

Industrial:  $T_A = -40$ °C to +85°C,  $V_{cc} = 1.7V \sim 5.5V$ 

Symbol	Parameter [1]	Vcc	Test Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage			1.7		5.5	V
V <sub>IH</sub>	Input High Voltage			0.7*V <sub>CC</sub>		V <sub>CC</sub> +1	V
V <sub>IL</sub>	Input Low Voltage			-1		0.3* V <sub>CC</sub>	V
ILI	Input Leakage Current	5V	V <sub>IN</sub> = V <sub>CC</sub> max	_		2	μA
I <sub>LO</sub>	Output Leakage	5V		_		2	μΑ
	Current						
V <sub>OL1</sub>	Output Low Voltage	1.7V	I <sub>OL</sub> = 0.15 mA	_		0.2	V
V <sub>OL2</sub>	Output Low Voltage	2.5V	I <sub>OL</sub> = 2.1 mA	_		0.4	V
I <sub>SB1</sub>	Standby Current	1.7V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	0.2	1	μA
I <sub>SB2</sub>	Standby Current	2.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	0.3	1	μA
I <sub>SB3</sub>	Standby Current	5.5V	V <sub>IN</sub> = V <sub>CC</sub> or GND	_	0.5	1	μA
		1.7V	Read at 400 KHz	_		0.15	mA
I <sub>CC1</sub>	Read Current	2.5V	Read at 1 MHz	_		0.2	mA
		5.5V	Read at 1 MHz	_		0.5	mA
		1.7V	Write at 400 KHz	_		0.5	mA
I <sub>CC2</sub>	Write Current	2.5V	Write at 1 MHz	_		0.6	mA
		5.5V	Write at 1 MHz	_		0.8	mA

Note: The parameters are characterized but not 100% tested.



### **6.5 AC Electrical Characteristic**

### Industrial: $T_A = -40$ °C to +85°C, Supply voltage = 1.7V to 5.5V

Symbol	Parameter [1] [2]	1.7V≤V	cc≤ <b>5.5V</b>	2.5V≤V	cc≤ <b>5.5V</b>	Unit
		Min.	Max.	Min.	Max.	
F <sub>SCL</sub>	SCK Clock Frequency		400		1000	KHz
T <sub>LOW</sub>	Clock Low Period	1200	_	600	_	ns
T <sub>HIGH</sub>	Clock High Period	600	_	400	_	ns
T <sub>R</sub>	Rise Time (SCL and SDA)	_	300	_	300	ns
T <sub>F</sub>	Fall Time (SCL and SDA)	_	300	_	100	ns
T <sub>SU:STA</sub>	Start Condition Setup Time	500	_	200	_	ns
T <sub>SU:STO</sub>	Stop Condition Setup Time	500	_	200	_	ns
T <sub>HD:STA</sub>	Start Condition Hold Time	500	_	200	_	ns
T <sub>SU:DAT</sub>	Data In Setup Time	100	_	40	_	ns
T <sub>HD:DAT</sub>	Data In Hold Time	0	_	0	_	ns
T <sub>AA</sub>	Clock to Output Access time (SCL	100	900	50	400	ns
	Low to SDA Data Out Valid)					
T <sub>DH</sub>	Data Out Hold Time (SCL Low to	100	_	50	_	ns
	SDA Data Out Change)					
$T_{WR}$	Write Cycle Time		5	_	5	ms
T <sub>BUF</sub>	Bus Free Time Before New	1000	_	400	_	ns
	Transmission					
T <sub>SU:WP</sub>	WP pin Setup Time	1000	_	400		ns
T <sub>HD:WP</sub>	WP pin Hold Time	1000	_	400	_	ns
Т	Noise Suppression Time	_	100	_	50	ns

Notes: [1] The parameters are characterized but not 100% tested.

[2] AC measurement conditions:

 $R_L$  (connects to  $V_{\text{CC}}$ ): 1.3 k $\Omega$  (2.5V, 5.0V), 10 k $\Omega$  (1.7V)

 $C_L$  = 100 pF

Input pulse voltages:  $0.3^*V_{\text{CC}}$  to  $0.7^*V_{\text{CC}}$ Input rise and fall times:  $\leq 50$  ns Timing reference voltages: half  $V_{\text{CC}}$  level

Giantec Semiconductor, Inc. C2



### 7. Ordering Information

### Industrial Grade: -40°C to +85°C, Lead-free

Voltage Range	Part Number*	Package (8-pin)*	
1.7V to 5.5V	GT24C64A-2GLI-TR	150-mil SOIC	
	GT24C64A-2ZLI-TR	3 x 4.4 mm TSSOP	
	GT24C64A-2UDLI-TR	2 x 3 x 0.55 mm UDFN	
	GT24C64A-2PLI	300mil PDIP	
	GT24C64A-2TLI-TR	2.9 x 1.6 mm TSOT23	
	GT24C64A-2SLI-TR	3 x 3 mm MSOP	

- 1. Contact Giantec Sales Representatives for availability and other package information.
- 2. The product is packed in tape and reel "-TR" (4K per reel), except UDFN is 5K per reel.
- 3. Refer to Giantec website for related declaration document on lead free, RoHS, halogen free or Green, whichever is applicable.
- 4. Giantec offers Industrial grade for Commercial applications (0  $^{\circ}$ C to +70  $^{\circ}$ C).



### 8. Top Markings

### 8.1 SOIC package



G: Giantec Logo

464A-2<u>G</u>LI: GT24C64A-2GLI-TR YWW: Date Code, Y=year, WW=week

### 8.2 TSSOP package



GT: Giantec Logo

464A-2ZLI: GT24C64A-2ZLI-TR
YWW: Date Code, Y=year, WW=week

### 8.3 UDFN package




GT: Giantec Logo

46A: GT24C64A-2UDLI-TR

YWW: Date Code, Y=year, WW=week

### 8.4 PDIP package



GT: Giantec Logo

2464A-2PLI: GT24C64A-2PLI

YWW: Date Code, Y=year, WW=week



### 8.5 MSOP package




GT: Giantec Logo

464A2SU: GT24C64A-2SLI-TR

YWW: Date Code, Y=year, WW=week

### 8.6 TSOT23 package



464A: GT24C64A-2TFLI-TR


YW: Date Code, Y=year, WW=week



### 9. Package Information

### **9.1 SOIC**


### **8L 150mil SOIC Package Outline**





### **9.2 TSSOP**


### **8L 3x4.4mm TSSOP Package Outline**





### **9.3 UDFN**

### **8L 2x3mm UDFN Package Outline**




#### Note:

- 1. Controlling Dimension:MM
- 2. Drawing is not to scale



### **9.4 PDIP**


### **8L 300mil PDIP Package Outline**





### **9.5 MSOP**

### **8L 120mil MSOP package Outline**




## Giantec Semiconductor, Inc.

3. Refer to Jedec standard MO1874. Drawing is not to scale



### 9.6 TSOT23-5

### 5L 2.9x1.6mm TSOT23



SYMBOLS	DIMENS	ONS IN MILLI	METERS	DIME	NSIONS IN IN	CHES
3 TWIDOLS	MIN	NOM	MAX	MIN	NOM	MAX
А			0.900			0.035
A1	0.020	0.055	0.090	0.001		0.004
A2	0.700	0.750	0.800	0.028	0.030	0.031
b	0.350		0.500	0.014		0.020
С	0.080		0.200	0.003		0.008
D	2.820	2.920	3.020	0.111	0.115	0.119
Е	2.650	2.800	2.950	0.104	0.110	0.116
E1	1.600	1.650	1.700	0.063	0.065	0.067
е		0.95(BSC)			0.037(BSC)	
e1		1.90(BSC)			0.075(BSC)	
L	0.300	0.450	0.600	0.012	0.018	0.024
Θ	0°		8°	0°		8°



### 10. Revision History

Revision	Date	Descriptions
C0	Feb. 2014	Initial version
C1	Jun. 2016	Update table6.1 and table6.4
C2	Nov.2017	Add TSOT23-5 package information

## 单击下面可查看定价,库存,交付和生命周期等信息

## >>Giantec(聚辰半导体)