



GD25R127D

DATASHEET



Contents

| | |
|---|-----------|
| 1. FEATURES | 4 |
| 2. GENERAL DESCRIPTION | 5 |
| 3. MEMORY ORGANIZATION | 8 |
| 4. DEVICE OPERATION | 9 |
| 5. DATA PROTECTION | 10 |
| 6. STATUS REGISTER | 12 |
| 7. COMMANDS DESCRIPTION | 14 |
| 7.1. WRITE ENABLE (WREN) (06H) | 17 |
| 7.2. WRITE DISABLE (WRDI) (04H) | 17 |
| 7.3. WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H) | 18 |
| 7.4. READ STATUS REGISTER (RDSR) (05H OR 35H OR 15H) | 18 |
| 7.5. WRITE STATUS REGISTER (WRSR) (01H OR 31H OR 11H) | 19 |
| 7.6. READ DATA BYTES (READ) (03H) | 19 |
| 7.7. READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH) | 20 |
| 7.8. DUAL OUTPUT FAST READ (3BH) | 20 |
| 7.9. QUAD OUTPUT FAST READ (6BH) | 21 |
| 7.10. DUAL I/O FAST READ (BBH) | 21 |
| 7.11. QUAD I/O FAST READ (EBH) | 22 |
| 7.12. QUAD I/O WORD FAST READ (E7H) | 23 |
| 7.13. SET BURST WITH WRAP (77H) | 23 |
| 7.14. PAGE PROGRAM (PP) (02H) | 24 |
| 7.15. QUAD PAGE PROGRAM (32H) | 25 |
| 7.16. SECTOR ERASE (SE) (20H) | 26 |
| 7.17. 32KB BLOCK ERASE (BE) (52H) | 27 |
| 7.18. 64KB BLOCK ERASE (BE) (D8H) | 27 |
| 7.19. CHIP ERASE (CE) (60/C7H) | 28 |
| 7.20. DEEP POWER-DOWN (DP) (B9H) | 28 |
| 7.21. RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH) | 29 |
| 7.22. READ MANUFACTURE ID/ DEVICE ID (REMS) (90H) | 30 |
| 7.23. READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H) | 30 |
| 7.24. READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H) | 31 |
| 7.25. READ IDENTIFICATION (RDID) (9FH) | 32 |
| 7.26. PROGRAM/ERASE SUSPEND (PES) (75H) | 33 |
| 7.27. PROGRAM/ERASE RESUME (PER) (7AH) | 34 |
| 7.28. ERASE SECURITY REGISTERS (44H) | 34 |
| 7.29. PROGRAM SECURITY REGISTERS (42H) | 35 |
| 7.30. READ SECURITY REGISTERS (48H) | 35 |
| 7.31. ENABLE RESET (66H) AND RESET (99H) | 36 |
| 7.32. READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH) | 36 |



| | | |
|------------|---|-----------|
| 8. | RPMC COMMANDS DESCRIPTION..... | 38 |
| 8.1. | COMMAND: WRITE ROOT KEY REGISTER..... | 39 |
| 8.2. | COMMAND: UPDATE HMAC KEY REGISTER | 40 |
| 8.3. | COMMAND: INCREMENT MONOTONIC COUNTER..... | 42 |
| 8.4. | COMMAND: REQUEST MONOTONIC COUNTER..... | 43 |
| 8.5. | COMMAND: READ DATA | 44 |
| 8.6. | OPERATIONS ALLOWED/DISALLOWED DURING RPMC OPERATION | 46 |
| 9. | ELECTRICAL CHARACTERISTICS | 47 |
| 9.1. | POWER-ON TIMING..... | 47 |
| 9.2. | INITIAL DELIVERY STATE..... | 47 |
| 9.3. | ABSOLUTE MAXIMUM RATINGS | 47 |
| 9.4. | CAPACITANCE MEASUREMENT CONDITIONS | 48 |
| 9.5. | DC CHARACTERISTICS..... | 49 |
| 9.6. | AC CHARACTERISTICS..... | 50 |
| 10. | ORDERING INFORMATION..... | 52 |
| 10.1. | VALID PART NUMBERS | 53 |
| 11. | PACKAGE INFORMATION..... | 54 |
| 11.1. | PACKAGE SOP8 208ML..... | 54 |
| 11.2. | PACKAGE SOP16 300MIL..... | 55 |
| 11.3. | PACKAGE WSON8 (6*5MM)..... | 56 |
| 11.4. | PACKAGE WSON8 (8*6MM)..... | 57 |
| 12. | REVISION HISTORY..... | 58 |



1. FEATURES

- ◆ 128M-bit Serial Flash
 - 16384K-byte
 - 256 bytes per programmable page
- ◆ Standard, Dual, Quad SPI
 - Standard SPI: SCLK, CS#, SI, SO
 - Dual SPI: SCLK, CS#, IO0, IO1
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - 104MHz for Standard and Dual SPI fast read with 30PF load
 - Dual I/O Data transfer up to 208Mbits/s
 - Quad I/O Data transfer up to 416Mbits/s
- ◆ Software Protection
 - Write protect all/portion of memory via software
 - Top or Bottom, Sector or Block selection
- ◆ Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- ◆ RPMC Function
 - Four 32-bit Monotonic Counters
 - Volatile HMAC Key Register
 - Non-volatile Root Key Register
- ◆ Fast Program/Erase Speed
 - Page Program time: 0.6ms typical
 - Sector Erase time: 50ms typical
 - Block Erase time: 0.2/0.3s typical
 - Chip Erase time: 60s typical
- ◆ Flexible Architecture
 - Uniform Sector of 4K-byte
 - Uniform Block of 32/64K-byte
- ◆ Low Power Consumption
 - 20 μ A typical standby current
 - 2 μ A typical deep power down current
- ◆ Advanced Security Feature
 - 3*1024-Byte Security Registers With OTP Locks
 - Discoverable parameters (SFDP) register
 - Replay Protected Monotonic Counter (RPMC) Function
- ◆ Single Power Supply Voltage
 - Full voltage range: 2.7~3.6V
- ◆ Package Information
 - SOP8 (208mil)
 - SOP16 (300mil)
 - WSON8 (8*6mm)
 - WSON8 (6*5mm)




2. GENERAL DESCRIPTION

The GD25R127D (128M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2, and I/O3. The Dual I/O data is transferred with speed of 208Mbits/s and the Quad I/O & Quad output data is transferred with speed of 416Mbits/s.

CONNECTION DIAGRAM

Figure 1. Connection Diagram



Note:

(1) Only for special order, Pin 3 of 16-LEAD SOP package is RESET# pin. Please contact GigaDevice for detail.



PIN DESCRIPTION

Table 1. Pin Description for SOP8/WSON8 package

| Pin No. | Pin Name | I/O | Description |
|---------|----------|-----|-----------------------------------|
| 1 | CS# | I | Chip Select Input |
| 2 | SO (IO1) | I/O | Data Output (Data Input Output 1) |
| 3 | IO2 | I/O | Data Input Output 2 |
| 4 | VSS | | Ground |
| 5 | SI (IO0) | I/O | Data Input (Data Input Output 0) |
| 6 | SCLK | I | Serial Clock Input |
| 7 | IO3 | I/O | Data Input Output 3 |
| 8 | VCC | | Power Supply |

Table 2. Pin Description for SOP16 package


| Pin No. | Pin Name | I/O | Description |
|---------|---------------|-----|-----------------------------------|
| 1 | IO3 | I/O | Data Input Output 3 |
| 2 | VCC | | Power Supply |
| 3 | DNU or RESET# | I | Do Not Use or RESET Input |
| 7 | CS# | I | Chip Select Input |
| 8 | SO (IO1) | I/O | Data Output (Data Input Output 1) |
| 9 | IO2 | I/O | Data Input Output 2 |
| 10 | VSS | | Ground |
| 15 | SI (IO0) | I/O | Data Input (Data Input Output 0) |
| 16 | SCLK | I | Serial Clock Input |

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.



BLOCK DIAGRAM

Figure 2. Block Diagram





3. MEMORY ORGANIZATION

GD25R127D

| Each device has | Each block has | Each sector has | Each page has | |
|-----------------|----------------|-----------------|---------------|---------|
| 16M | 64/32K | 4K | 256 | bytes |
| 64K | 256/128 | 16 | - | pages |
| 4096 | 16/8 | - | - | sectors |
| 256/512 | - | - | - | blocks |

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25R127D 64K Bytes Block Sector Architecture

| Block | Sector | Address range | |
|-------|--------|---------------|-----------|
| 255 | 4095 | FFF000H | FFFFFFFH |
| | | | |
| | 4080 | FF0000H | FF0FFFFH |
| 254 | 4079 | FEF000H | FEFFFFFFH |
| | | | |
| | 4064 | FE0000H | FE0FFFFH |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| 2 | 47 | 02F000H | 02FFFFFFH |
| | | | |
| | 32 | 020000H | 020FFFFH |
| 1 | 31 | 01F000H | 01FFFFFFH |
| | | | |
| | 16 | 010000H | 010FFFFH |
| 0 | 15 | 00F000H | 00FFFFFFH |
| | | | |
| | 0 | 000000H | 000FFFFH |



4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25R127D features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25R127D supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O Fast Read” (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25R127D supports Quad SPI operation when using the “Quad Output Fast Read,” “Quad I/O Fast Read,” “Quad I/O Word Fast Read” (6BH,EBH,E7H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.



5. DATA PROTECTION

The GD25R127D provide the following data protection methods:

- ◆ Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Software reset (66H+99H)
- ◆ Software Protection Mode:
 - The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

Table 5.1. GD25R127D Protected area size (CMP=0)

| Status Register Content | | | | | Memory Content | | | |
|-------------------------|-----|-----|-----|-----|----------------|------------------|---------|--------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| X | X | 0 | 0 | 0 | NONE | NONE | NONE | NONE |
| 0 | 0 | 0 | 0 | 1 | 252 to 255 | FC0000H-FFFFFFH | 256KB | Upper 1/64 |
| 0 | 0 | 0 | 1 | 0 | 248 to 255 | F80000H-FFFFFFH | 512KB | Upper 1/32 |
| 0 | 0 | 0 | 1 | 1 | 240 to 255 | F00000H-FFFFFFH | 1MB | Upper 1/16 |
| 0 | 0 | 1 | 0 | 0 | 224 to 255 | E00000H-FFFFFFH | 2MB | Upper 1/8 |
| 0 | 0 | 1 | 0 | 1 | 192 to 255 | C00000H-FFFFFFH | 4MB | Upper 1/4 |
| 0 | 0 | 1 | 1 | 0 | 128 to 255 | 800000H-FFFFFFH | 8MB | Upper 1/2 |
| 0 | 1 | 0 | 0 | 1 | 0 to 3 | 000000H-03FFFFH | 256KB | Lower 1/64 |
| 0 | 1 | 0 | 1 | 0 | 0 to 7 | 000000H-07FFFFH | 512KB | Lower 1/32 |
| 0 | 1 | 0 | 1 | 1 | 0 to 15 | 000000H-0FFFFFFH | 1MB | Lower 1/16 |
| 0 | 1 | 1 | 0 | 0 | 0 to 31 | 000000H-1FFFFFFH | 2MB | Lower 1/8 |
| 0 | 1 | 1 | 0 | 1 | 0 to 63 | 000000H-3FFFFFFH | 4MB | Lower 1/4 |
| 0 | 1 | 1 | 1 | 0 | 0 to 127 | 000000H-7FFFFFFH | 8MB | Lower 1/2 |
| X | X | 1 | 1 | 1 | 0 to 255 | 000000H-FFFFFFH | 16MB | ALL |
| 1 | 0 | 0 | 0 | 1 | 255 | FFF000H-FFFFFFH | 4KB | Top Block |
| 1 | 0 | 0 | 1 | 0 | 255 | FFE000H-FFFFFFH | 8KB | Top Block |
| 1 | 0 | 0 | 1 | 1 | 255 | FFC000H-FFFFFFH | 16KB | Top Block |
| 1 | 0 | 1 | 0 | X | 255 | FF8000H-FFFFFFH | 32KB | Top Block |
| 1 | 0 | 1 | 1 | 0 | 255 | FF8000H-FFFFFFH | 32KB | Top Block |
| 1 | 1 | 0 | 0 | 1 | 0 | 000000H-000FFFH | 4KB | Bottom Block |
| 1 | 1 | 0 | 1 | 0 | 0 | 000000H-001FFFH | 8KB | Bottom Block |
| 1 | 1 | 0 | 1 | 1 | 0 | 000000H-003FFFH | 16KB | Bottom Block |
| 1 | 1 | 1 | 0 | X | 0 | 000000H-007FFFH | 32KB | Bottom Block |



| | | | | | | | | |
|---|---|---|---|---|---|------------------|------|--------------|
| 1 | 1 | 1 | 1 | 0 | 0 | 000000H-007FFFFH | 32KB | Bottom Block |
|---|---|---|---|---|---|------------------|------|--------------|

Table 5.2. GD25R127D Protected area size (CMP=1)

| Status Register Content | | | | | Memory Content | | | |
|-------------------------|-----|-----|-----|-----|----------------|------------------|---------|-------------|
| BP4 | BP3 | BP2 | BP1 | BP0 | Blocks | Addresses | Density | Portion |
| X | X | 0 | 0 | 0 | 0 to 255 | 000000H-FFFFFFH | ALL | ALL |
| 0 | 0 | 0 | 0 | 1 | 0 to 251 | 000000H-FBFFFFH | 16128KB | Lower 63/64 |
| 0 | 0 | 0 | 1 | 0 | 0 to 247 | 000000H-F7FFFFH | 15872KB | Lower 31/32 |
| 0 | 0 | 0 | 1 | 1 | 0 to 239 | 000000H-EFFFFFFH | 15MB | Lower 15/16 |
| 0 | 0 | 1 | 0 | 0 | 0 to 223 | 000000H-DFFFFFFH | 14MB | Lower 7/8 |
| 0 | 0 | 1 | 0 | 1 | 0 to 191 | 000000H-BFFFFFFH | 12MB | Lower 3/4 |
| 0 | 0 | 1 | 1 | 0 | 0 to 127 | 000000H-7FFFFFFH | 8MB | Lower 1/2 |
| 0 | 1 | 0 | 0 | 1 | 4 to 255 | 040000H-FFFFFFH | 16128KB | Upper 63/64 |
| 0 | 1 | 0 | 1 | 0 | 8 to 255 | 080000H-FFFFFFH | 15872KB | Upper 31/32 |
| 0 | 1 | 0 | 1 | 1 | 16 to 255 | 100000H-FFFFFFH | 15MB | Upper 15/16 |
| 0 | 1 | 1 | 0 | 0 | 32 to 255 | 200000H-FFFFFFH | 14MB | Upper 7/8 |
| 0 | 1 | 1 | 0 | 1 | 64 to 255 | 400000H-FFFFFFH | 12MB | Upper 3/4 |
| 0 | 1 | 1 | 1 | 0 | 128 to 255 | 800000H-FFFFFFH | 8MB | Upper 1/2 |
| X | X | 1 | 1 | 1 | NONE | NONE | NONE | NONE |
| 1 | 0 | 0 | 0 | 1 | 0 to 255 | 000000H-FFEFFFFH | 16380KB | L-4095/4096 |
| 1 | 0 | 0 | 1 | 0 | 0 to 255 | 000000H-FFDFFFFH | 16376KB | L-2047/2048 |
| 1 | 0 | 0 | 1 | 1 | 0 to 255 | 000000H-FFBFFFFH | 16368KB | L-1023/1024 |
| 1 | 0 | 1 | 0 | X | 0 to 255 | 000000H-FF7FFFFH | 16352KB | L-511/512 |
| 1 | 0 | 1 | 1 | 0 | 0 to 255 | 000000H-FF7FFFFH | 16352KB | L-511/512 |
| 1 | 1 | 0 | 0 | 1 | 0 to 255 | 001000H-FFFFFFH | 16380KB | U-4095/4096 |
| 1 | 1 | 0 | 1 | 0 | 0 to 255 | 002000H-FFFFFFH | 16376KB | U-2047/2048 |
| 1 | 1 | 0 | 1 | 1 | 0 to 255 | 004000H-FFFFFFH | 16368KB | U-1023/1024 |
| 1 | 1 | 1 | 0 | X | 0 to 255 | 008000H-FFFFFFH | 16352KB | U-511/512 |
| 1 | 1 | 1 | 1 | 0 | 0 to 255 | 008000H-FFFFFFH | 16352KB | U-511/512 |



6. STATUS REGISTER

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|------------|------------|
| S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
| Reserved | DRV1 | DRV0 | Reserved | Reserved | Reserved | Reserved | Reserved |

| | | | | | | | |
|------------|------------|------------|------------|------------|------------|-----------|-----------|
| S15 | S14 | S13 | S12 | S11 | S10 | S9 | S8 |
| SUS1 | CMP | LB3 | LB2 | LB1 | SUS2 | QE | SRP1 |

| | | | | | | | |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 |
| SRP0 | BP4 | BP3 | BP2 | BP1 | BP0 | WEL | WIP |

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1 and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, power supply lock-down or one time programmable protection.

| SRP1 | SRP0 | Status Register | Description |
|------|------|--|--|
| 0 | 0 | Software Protected | The Status Register can be written to after a Write Enable command, WEL=1. (Default) |
| 1 | 0 | Power Supply Lock-Down ⁽¹⁾⁽²⁾ | Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle. |
| 1 | 1 | One Time Program ⁽²⁾ | Status Register is permanently protected and cannot be written to. |

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact GigaDevice for details.

QE bit.

The Quad Enable (QE) bit is a non-volatile bit in the Status Register that allows Quad operation. The default value of QE bit is 1 and it cannot be changed, so that the Quad IO2 and IO3 pins are enabled all the time.



LB3, LB2, LB1 bits.

The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Program/Erase Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

DRV1, DRV0 bits

The DRV1&DRV0 bits are used to determine the output driver strength for the Read operations.

| DRV1, DRV0 | Driver Strength |
|-------------------|------------------------|
| 00 | 100% |
| 01 | 75% |
| 10 | 50% (default) |
| 11 | 25% |



7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table 7.1., every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 7.1. Commands (Standard/Dual/Quad SPI)

| Command Name | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte 6 | n-Bytes |
|---|--------|--------------------------------|-------------------------------|------------------------|---------|------------------------|--------------|
| Write Enable | 06H | | | | | | |
| Write Disable | 04H | | | | | | |
| Volatile SR Write Enable | 50H | | | | | | |
| Read Status Register-1 | 05H | (S7-S0) | | | | | (continuous) |
| Read Status Register-2 | 35H | (S15-S8) | | | | | (continuous) |
| Read Status Register-3 | 15H | (S23-S16) | | | | | |
| Write Status Register-1 | 01H | S7-S0 | | | | | |
| Write Status Register-2 | 31H | S15-S8 | | | | | |
| Write Status Register-3 | 11H | S23-S16 | | | | | |
| Read Data | 03H | A23-A16 | A15-A8 | A7-A0 | (D7-D0) | (Next byte) | (continuous) |
| Fast Read | 0BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (continuous) |
| Dual Output Fast Read | 3BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) ⁽¹⁾ | (continuous) |
| Dual I/O Fast Read | BBH | A23-A8 ⁽²⁾ | A7-A0 M7-M0 ⁽²⁾ | (D7-D0) ⁽¹⁾ | | | (continuous) |
| Quad Output Fast Read | 6BH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) ⁽³⁾ | (continuous) |
| Quad I/O Fast Read | EBH | A23-A0 M7-M0 ⁽⁴⁾ | dummy ⁽⁵⁾ | (D7-D0) ⁽³⁾ | | | (continuous) |
| Quad I/O Word Fast Read ⁽⁷⁾ | E7H | A23-A0 M7-M0 ⁽⁴⁾ | dummy ⁽⁶⁾ | (D7-D0) ⁽³⁾ | | | (continuous) |
| Page Program | 02H | A23-A16 | A15-A8 | A7-A0 | D7-D0 | Next byte | |
| Quad Page Program | 32H | A23-A16 | A15-A8 | A7-A0 | D7-D0 | | |
| Sector Erase | 20H | A23-A16 | A15-A8 | A7-A0 | | | |
| Block Erase(32K) | 52H | A23-A16 | A15-A8 | A7-A0 | | | |
| Block Erase(64K) | D8H | A23-A16 | A15-A8 | A7-A0 | | | |
| Chip Erase | C7/60H | | | | | | |
| Enable Reset | 66H | | | | | | |
| Reset | 99H | | | | | | |
| Set Burst with Wrap | 77H | dummy ⁽⁹⁾ W7-W0 | | | | | |



Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25R127D

| | | | | | | | |
|--|-----|---------------|--|----------------------------|-------------|-------------|--------------|
| Program/Erase Suspend | 75H | | | | | | |
| Program/Erase Resume | 7AH | | | | | | |
| Release From Deep Power-Down, And Read Device ID | ABH | dummy | dummy | dummy | (DID7-DID0) | | (continuous) |
| Release From Deep Power-Down | ABH | | | | | | |
| Deep Power-Down | B9H | | | | | | |
| Manufacturer/Device ID | 90H | dummy | dummy | 00H | (MID7-MID0) | (DID7-DID0) | (continuous) |
| Manufacturer/Device ID by Dual I/O | 92H | A23-A8 | A7-A0, M7-M0 | (MID7-MID0) (DID7-DID0) | | | (continuous) |
| Manufacturer/Device ID by Quad I/O | 94H | A23-A0, M7-M0 | dummy ⁽¹⁰⁾ (MID7-MID0) (DID7-DID0) | | | | (continuous) |
| Read Identification | 9FH | (MID7-MID0) | (JDID15-JDID8) | (JDID7-JDID0) | | | (continuous) |
| Read Serial Flash Discoverable Parameter | 5AH | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | (continuous) |
| Erase Security Registers ⁽⁸⁾ | 44H | A23-A16 | A15-A8 | A7-A0 | | | |
| Program Security Registers ⁽⁸⁾ | 42H | A23-A16 | A15-A8 | A7-A0 | D7-D0 | D7-D0 | |
| Read Security Registers ⁽⁸⁾ | 48H | A23-A16 | A15-A8 | A7-A0 | dummy | (D7-D0) | |

NOTE:

1. Dual Output data

IO0=(D6,D4,D2,D0)

IO1=(D7,D5,D3,D1)

2. Dual Input Address

IO0=A22,A20,A18,A16,A14,A12,A10,A8 A6,A4,A2,A0,M6,M4,M2,M0

IO1=A23,A21,A19,A17,A15,A13,A11,A9 A7,A5,A3,A1,M7,M5,M3,M1

3. Quad Output Data

IO0=(D4,D0,.....)

IO1=(D5,D1,.....)

IO2=(D6,D2,.....)

IO3=(D7,D3,.....)

4. Quad Input Address

IO0=A20,A16,A12,A8, A4,A0,M4,M0

IO1=A21,A17,A13,A9, A5,A1,M5,M1

IO2=A22,A18,A14,A10,A6,A2,M6,M2

IO3=A23,A19,A15,A11,A7,A3,M7,M3

5. Fast Read Quad I/O Data

IO0=(x,x,x,x, D4, D0,...)

IO1=(x,x,x,x, D5, D1,...)

IO2=(x,x,x,x, D6, D2,...)



IO3=(x,x,x,x, D7, D3,...)

6. Fast Word Read Quad I/O Data

IO0=(x,x, D4, D0,...)

IO1=(x,x, D5, D1,...)

IO2=(x,x, D6, D2,...)

IO3=(x,x, D7, D3,...)

7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.

8. Security Registers Address:

Security Register1: A23-A16=00H, A15-A10=000100b, A9-A0=Byte Address;

Security Register2: A23-A16=00H, A15-A10=001000b, A9-A0=Byte Address;

Security Register3: A23-A16=00H, A15-A10=001100b, A9-A0=Byte Address.

9. Dummy bits and Wrap Bits

IO0=(x,x, x,x, x,x, W4, x)

IO1=(x,x, x,x, x,x, W5, x)

IO2=(x,x, x,x, x,x, W6, x)

IO3=(x,x, x,x, x,x, x, x)

Table 7.2. Table of ID Definitions for GD25R127D


| Operation Code | MID7-MID0 | ID15-ID8 | ID7-ID0 |
|----------------|-----------|----------|---------|
| 9FH | C8 | 40 | 18 |
| 90H/92H/94H | C8 | | 17 |
| ABH | | | 17 |



7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.


Figure 3. Write Enable Sequence Diagram



7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 4. Write Disable Sequence Diagram






7.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.


Figure 5. Write Enable for Volatile Status Register Sequence Diagram



7.4. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H" / "35H" / "15H", the SO will output Status Register bits S7-S0 / S15-S8 / S23-S16.

Figure 6. Read Status Register Sequence Diagram






7.5. Write Status Register (WRSR) (01H or 31H or 11H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S20, S19, S17, S16, S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is t_w) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits.


Figure 7. Write Status Register Sequence Diagram



7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 8. Read Data Bytes Sequence Diagram






7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_c , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.


Figure 9. Read Data Bytes at Higher Speed Sequence Diagram



7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 10. Dual Output Fast Read Sequence Diagram






7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 11. Quad Output Fast Read Sequence Diagram




7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and M[7:0] 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.



Figure 12. Dual I/O Fast Read Sequence Diagram (M5-4#(1, 0))




Note: M5-4 must **not** be set as (1, 0).

7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0), M[7:0] and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 13. Quad I/O Fast Read Sequence Diagram (M5-4#(1, 0))



Note: M5-4 must **not** be set as (1, 0).

Quad I/O Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI Mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to EBH. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap




Around” feature for the following EBH commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2-dummy clocks. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 14. Quad I/O Word Fast Read Sequence Diagram (M5-4# (1, 0))



Note: M5-4 must **not** be set as (1, 0).

Quad I/O Word Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to E7H. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following E7H commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.13. Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.




The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy bits → Send 8 bits “Wrap bits” → CS# goes high.

| W6,W5 | W4=0 | | W4=1 (default) | |
|-------|-------------|-------------|----------------|-------------|
| | Wrap Around | Wrap Length | Wrap Around | Wrap Length |
| 0, 0 | Yes | 8-byte | No | N/A |
| 0, 1 | Yes | 16-byte | No | N/A |
| 1, 0 | Yes | 32-byte | No | N/A |
| 1, 1 | Yes | 64-byte | No | N/A |

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 15. Set Burst with Wrap Sequence Diagram



7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified



time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.

Figure 16. Page Program Sequence Diagram



7.15. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.


If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.



Figure 17. Quad Page Program Sequence Diagram




7.16. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit is not executed.



Figure 18. Sector Erase Sequence Diagram




7.17. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command erases all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

Figure 19. 32KB Block Erase Sequence Diagram




7.18. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command erases all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.



Figure 20. 64KB Block Erase Sequence Diagram




7.19. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command erases all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed only if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 21. Chip Erase Sequence Diagram



7.20. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.


The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is



reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 22. Deep Power-Down Sequence Diagram



7.21. Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code “ABH” and driving CS# high as shown below. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code “ABH” followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown below. The Device ID value for the GD25R127D is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 23. Release Power-Down Sequence Diagram







Figure 24. Release Power-Down/Read Device ID Sequence Diagram




7.22. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code “90H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

Figure 25. Read Manufacture ID/ Device ID Sequence Diagram




7.23. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code “92H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



Figure 26. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram




7.24. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code “94H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first. If the 24-bit address is initially set to 000001H, the Device ID will be read first.



Figure 27. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram




7.25. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock.. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.



Figure 28. Read Identification ID Sequence Diagram




7.26. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command “75H”, allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H/31H/11H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H/31H/11H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 29. Program/Erase Suspend Sequence Diagram






7.27. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 30. Program/Erase Resume Sequence Diagram



7.28. Erase Security Registers (44H)


The GD25R127D provides three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Register command will be ignored.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|----------------------|--------|---------|--------|------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 | Don't care |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 | Don't care |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 | Don't care |

Figure 31. Erase Security Registers command Sequence Diagram






7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Register will be permanently locked. Program Security Registers command will be ignored.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|----------------------|--------|---------|--------|--------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 | Byte Address |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 | Byte Address |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 | Byte Address |

Figure 32. Program Security Registers command Sequence Diagram




7.30. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_c , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

| Address | A23-16 | A15-12 | A11-10 | A9-0 |
|----------------------|--------|---------|--------|--------------|
| Security Register #1 | 00H | 0 0 0 1 | 0 0 | Byte Address |
| Security Register #2 | 00H | 0 0 1 0 | 0 0 | Byte Address |
| Security Register #3 | 00H | 0 0 1 1 | 0 0 | Byte Address |



Figure 33. Read Security Registers command Sequence Diagram




7.31. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0) and Wrap Bit Setting (W6-W4).

The “Enable Reset (66H)” and the “Reset (99H)” commands can be issued in either SPI mode. The “Reset (99H)” command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST}/t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.

Figure 34. Enable Reset and Reset command Sequence Diagram



7.32. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.



Figure 35. Read Serial Flash Discoverable Parameter command Sequence Diagram




Table 7.3. Signature and Parameter Identification Data Values (Please contact GigaDevice for Details)



8. RPMC COMMANDS DESCRIPTION

Table 8. Replay Protected Monotonic Counter (RPMC) Commands

| Function | Opcode Phase 8 bits | Payload Phase Max 512 Bits | | Comment |
|---|---------------------------|------------------------------|---|---|
| | | Byte# | Field Description | |
| Command: Write Root Key Register | OP1 | 1 2 3 4-35 36-63 | CmdType[7:0] = 00H CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits RootKey[255:0] = 256 Bits TruncatedSign[223:0] = 224 Bits | OP1 + Payload phase driven by host controller. Root Key Register is written only once. |
| Command: Update HMAC Key Register | OP1 | 1 2 3 4-7 8-39 | CmdType[7:0]= 01H CounterAddr[7:0]= 8 Bits Reserved[7:0] = 8 Bits KeyData[31:0] = 32 Bits, Signature[255:0] = 256 Bits | OP1 + Payload phase is Issued by host controller on every power up to initialize HMAC Key Register. |
| Command: Increment Monotonic Counter | OP1 | 1 2 3 4-7 8-39 | CmdType[7:0] = 02H CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits CounterData[31:0] = 32 Bits, Signature[255:0] = 256 Bits | OP1 + Payload Phase is Issued by host controller during runtime to increment the counter. |
| Command: Request Monotonic Counter | OP1 | 1 2 3 4-15 16-47 | CmdType[7:0] = 03H CounterAddr[7:0] = 8 Bits Reserved[7:0] = 8 Bits Tag [95:0] = 96 Bits Signature[255:0] = 256 Bits | OP1 + Payload Phase is Issued by host controller during runtime to request counter data |
| Command: Read Data | OP2 | 2 3-14 15-18 19-50 | ExtendedStatus[7:0] = 8 Bits Tag[95:0] = 96 Bits CounterData[31:0] = 32 Bits Signature[255:0] = 256 Bits | OP2 is issued by Host Controller generally after an OP1. SPI Flash device responds with the Payload phase to return Extended Status and counter data. |

All individual fields are Byte wide fields. For a multi-byte field, Most Significant Byte is issued first; Least Significant Byte is issued last. Within a Byte, Most Significant Bit is issued first; Least Significant Bit is issued last. CmdType is always the first byte issued after OP1 commands. OP2 delay is the same as Fast Read Command delay which is 8 dummy bits.



Table 9. OP1 and OP2 are defined for 1-1-1 mode.

| Byte # | 0 | 1 | 2 | 3 | 4 | 5 | 6 | ... | .. | .. |
|-------------|-----|----------------|----------------------|-------------------------------|---|---|---|-----|----|----|
| Name | OP1 | CmdType | Counter Address | As defined in the table above | | | | | | |
| Name | OP2 | 8 Dummy clocks | Extended Status[7:0] | As defined in the table above | | | | | | |

After an OP1 command is received, the SPI Flash will indicate status busy indication using either the status register or extended status register as defined below.

Table 10. Extended Status Register Definition


| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|------------------------|---|
| 00000000 | - | Power On State (OP2 issued directly after power-up). |
| 10000000 | 00,01,02,03, | This status is set on successful completion (no errors) of OP1 command. |
| 0xxxxx1 | 00,01,02,03, 04-0FF | This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done. |
| 0xxxxx1x | 00,01 | This bit is set only when the correct payload size is received. When cmdtype = 0, this error bit must be set on Root Key Register Overwrite or Counter Address out of range or Truncated Signature mis-match error. For cmdtype = 01 this bit is set when the corresponding monotonic counter is uninitialized |
| 0xxxx1xx | 00,01,02,03 | This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received. |
| 0xxx1xxx | 02,03 | This bit is set on HMAC Key Register or monotonic counter uninitialized on previous OP1 command when correct payload size is received |
| 0xx1xxxx | 02 | This bit is set on Counter Data Mismatch on previous increment when correct payload size is received |
| 0x1xxxxx | - | Fatal Error. It is set when no valid counter is found after initialization. |
| Current value | | Extended status register will not be updated until first 8 bits of OP1 is received. The correct error type is reflected for any OP1 operation that exceeds a minimum of 16 clocks with active chip-select. |

8.1. Command: Write Root Key Register

This command is used to initialize the Root Key Register corresponding to the received Counter Address with the received Root Key. It is suggested to be used in an OEM manufacturing environment when the SPI Flash Controller and SPI Flash are powered together for the first time.



Figure 36. Write Root Key Register Sequence Diagram



Truncated signature field is the same as least significant 224 bits of HMAC-SHA-256 based signature computed based on received input parameters:

- HMAC message[31:0] = (OpCode[7:0], CmdType[7:0], CounterAddr[7:0], Reserved[7:0])
- HMAC Key[255:0] = Root_Key[255:0]

If Root Key != 256'HFF..FF then this command can be executed one time. If the received transaction is error free SPI Flash device successfully executes the command and posts "successful completion" extended status.

Root Key Register Write with root key is = 256'HFF...FF can be used as a temporary key.

If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.

Table 11. Expected Extended Status [7:0] results


| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|-----------------------|--|
| 10000000 | 00 | Successful completion |
| 0xxxxxx1 | 00 | If Busy_Polling_Method bit in SFDP table is zero, then this bit must be set to 1, when device is busy executing command. It is reset to 0 when OP1 command execution is done. If Busy_Polling_Method bit in SFDP table is one, then this bit is ignored by the controller. |
| 0xxxxx1x | 00 | This bit is only set when correct payload size is received. It is set on Root Key Register Overwrite or Counter Address is out of range or when there is a truncated signature mismatch error |
| 0xxxx1xx | 00 | This bit is set when incorrect payload size is received. |

8.2. Command: Update HMAC Key Register

This command is used by the SPI Flash Controller to update the HMAC-Key register corresponding to the received Counter Address with a new HMAC key calculated based on received input. This command must be issued on every power cycle event on the interface. The HMAC key storage is volatile.



Figure 37. Update HMAC Key Register Sequence Diagram



Signature matches the HMAC-SHA-256 based signature computed based on received input parameters. This command performs two HMAC-SHA-256 operations.

- HMAC-SHA-256 Operation 1 Output = HMAC_Storage[255:0]
 - HMAC Message[31:0] = KeyData[31:0]
 - HMAC Key[255:0] = Root_Key_Register[CounterAddr][255:0]
- HMAC-SHA-256 Operation 2 Output = HMAC-SHA-256 based signature[255:0]
 - HMAC message[63:0] = (OpCode[7:0], CmdType[7:0].CounterAddr[7:0].Reserved[7:0], KeyData[31:0])
 - HMAC Key[255:0] = HMAC_Storage[255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status.

If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.

Table 12. Expected Extended Status [7:0] results


| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|-----------------------|---|
| 10000000 | 01 | This status is set on successful completion (no errors) of OP1 command. |
| 0xxxxxx1 | 01 | This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done. |
| 0xxxxx1x | 01 | This bit is set only when the correct payload size is received. This bit is set when the corresponding monotonic counter is uninitialized |
| 0xxxx1xx | 01 | This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or incorrect payload size is received. |



8.3. Command: Increment Monotonic Counter

This command is used by the SPI Flash Controller to increment the Monotonic counter by 1 inside the SPI Flash Device.

Figure 38. Increment Monotonic Counter Sequence Diagram



The requested Signature matches the HMAC-SHA-256 based signature computed based on received input parameters. The received Counter Data matches the current value of the counter read from the SPI Flash.

- HMAC Message[63:0] = (OpCode[7:0], CmdType[7:0], CounterAddr[7:0], Reserved[7:0], CounterData[31:0])
- HMAC Key[255:0] = HMAC_Key_Register [Counter_Address][255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status. If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.

Table 13. Expected Extended Status [7:0] results


| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|-----------------------|--|
| 10000000 | 02 | This status is set on successful completion (no errors) of OP1 command. |
| 0xxxxx1 | 02 | This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done. |
| 0xxx1xx | 02 | This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or incorrect payload size is received. |
| 0xxx1xxx | 02 | This bit is set only when the correct payload size is received. This bit must be set on HMAC Key Register or Monotonic Counter is uninitialized on previous OP1 command. |
| 0xx1xxxx | 02 | This bit is set only when the correct payload size is received. The bit must be set when the received counter data filed does not match the actual counter value read from the SPI Flash device. |



8.4. Command: Request Monotonic Counter

This command is used by the SPI Flash Controller to request the Monotonic counter value inside the SPI Flash Device.

Figure 39. Request Monotonic Counter Sequence Diagram



The requested Signature matches the HMAC-SHA-256 based signature computed based on received input parameters.

- HMAC Message[127:0] = (OpCode[7:0], CmdType[7:0], CounterAddr[7:0], Reserved[7:0], Tag[95:0])
- HMAC Key[255:0] = HMAC_Key_Register[Counter_Address][255:0]

If the received transaction is error free SPI Flash device successfully executes the command and posts “successful completion” extended status. If the received transaction has errors the SPI Flash does not execute the transaction and posts the corresponding error in extended status.

Table 14. Expected Extended Status [7:0] results


| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|-----------------------|---|
| 10000000 | 03 | This status is set on successful completion (no errors) of OP1 command. |
| 0xxxxx1 | 03 | This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done. |
| 0xxx1xx | 03 | This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received. |
| 0xxx1xxx | 03 | This bit is set only when the correct payload size is received. This bit must be set on HMAC Key Register or Monotonic Counter is uninitialized on previous OP1 command. |



8.5. Command: Read Data

This command is used by the SPI Flash Controller to read extended status from any previously issued OP1 command. In addition if previous OP1 command is Request Monotonic Counter and if SPI Flash returns successful completion extended status then it returns valid values in the Tag, Counter Data and Signature field. Otherwise the values returned in Tag, Counter and Signature field are invalid. The controller may abort the read prematurely prior to completely reading the entire payload. This may occur when the controller wants to simply read the extended status or when it observes an error being returned in the extended status field. The controller may also continue reading past the defined payload size of 49 bytes. Since this is an error condition, the SPI Flash may return any data past the defined payload size. The controller must ignore the data.

Figure 40. Read Data Sequence Diagram



If previous OP1 command is Request Monotonic Counter and if SPI Flash returns successful completion extended status then it returns valid values in the Tag, Counter Data and Signature field. It calculates HMAC-SHA-256 signatures based on following parameters.

- HMAC Message[127:0] = Tag [95:0], Counter_Data_Read[31:0]
- HMAC Key[255:0] = HMAC_Key_Register[Counter_Address][255:0]



Table 15. Extended Status Register Definition

| Extended Status[7:0] | Applicable CmdType(s) | Description |
|----------------------|-----------------------|---|
| 00000000 | - | Power On State (OP2 issued directly after power-up). |
| 10000000 | 00, 01, 02, 03 | This status is set on successful completion (no errors) of OP1 command. |
| 0xxxxx1 | 00, 01, 02, 03, | This bit is set to 1, when device is busy executing OP1 command. It is reset to 0 when OP1 command execution is done. |
| 0xxxx1x | 00, 01 | This bit is set only when the correct payload size is received. When cmdtype = 0, this error bit must be set on Root Key Register Overwrite or Counter Address out of range or Truncated Signature mis-match error. For remaining cmdtype = 1 this bit is set when the corresponding monotonic counter is uninitialized |
| 0xxx1xx | 01, 02, 03 | This bit is set on Signature Mismatch, Counter Address out of range when correct payload size is received; or Cmdtype is out of range; or incorrect payload size is received. |
| 0xxx1xxx | 02, 03 | This bit is set on HMAC Key Register or Monotonic Counter uninitialized on previous OP1 command when correct payload size is received |
| 0xx1xxxx | 02 | This bit is set on Counter Data Mismatch on previous increment when correct payload size is received |
| 0x1xxxxx | - | Fatal Error. It is set when no valid counter is found after initialization. |
| Current value | - | Extended status register will not be updated until first 8 bits of OP1 is received. The correct error type is reflected for any OP1 operation that exceeds a minimum of 16 clocks with active chip-select. |



8.6. Operations Allowed/Disallowed During RPMC Operation

In the deep power down state OP1, OP2 commands are ignored until the part comes out of deep power down state. WREN state does not affect the OP1 command execution inside the SPI Flash.

Suspend operation can be used to execute high-priority reads from the flash device while a long-latency operation is underway. However, OP1 is not recommended when the flash device is in WIP or suspended state.

In the table below, OP1 state is defined as the time starting with a transaction with OP1 op-code sent to the device and ending when the device clears the extended status busy bit. During OP1 state if a suspend transaction is received, the SPI Flash will ignore the suspend command and continue with the execution of the current OP1 command as described in the table below. P/E state is defined as the time starting with a transaction with write or erase op-code sent to the device and ending when the device clears the status busy bit. P/E Suspended State starts when the device sets the program suspend status done bit after receiving a program suspend op-code. During P/E State and P/E Suspended State, OP1 is also allowed but not recommended

The table below shows all operation support in each state.

Table 16. RPMC Operation

| Operation | OP1 state | P/E state | P/E Suspended State |
|------------------------------|---|--|---|
| Suspend | Ignored | Yes-> P/E Suspended State(not chip erase or write status operation) No ->remain P/E state (chip erase or write status operation) | No |
| Resume | Ignored | No | Yes -> P/E state |
| All reads except Read status | Yes | No | Yes |
| All writes/erases | Yes | No | No |
| OP1 | No | Yes but not recommended | Yes but not recommended |
| Write status | Yes | No | No |
| OP2 | Yes->OP1 busy state (when extended status busy is 1) ->OP1 done state (when extended status busy is 0) | Yes. Will indicate the status associated with the OP1 operation. | Yes. Will indicate the status associated with the OP1 operation |
| Read status | Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash. | Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash. | Yes. Will indicate the busy state associated with the subsequent transaction issued to the SPI Flash. |



9. ELECTRICAL CHARACTERISTICS

9.1. POWER-ON TIMING

Figure 41. Power-on Timing Sequence Diagram




Table 9.1. Power-Up Timing and Write Inhibit Threshold

| Symbol | Parameter | Min | Max | Unit |
|-----------|-----------------------|-----|-----|------|
| t_{VSL} | VCC (min) To CS# Low | 2.5 | | ms |
| VWI | Write Inhibit Voltage | 1.5 | 2.5 | V |

9.2. INITIAL DELIVERY STATE


The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFH). The Status Register bits are set to 0, except DRV1 bit (S22) and QE bit (S9) are set to 1.

9.3. ABSOLUTE MAXIMUM RATINGS

| Parameter | Value | Unit |
|--|-----------------|------|
| Ambient Operating Temperature | -40 to 85 | °C |
| Storage Temperature | -65 to 150 | °C |
| Applied Input/Output Voltage | -0.6 to VCC+0.4 | V |
| Transient Input/Output Voltage (note: overshoot) | -2.0 to VCC+2.0 | V |
| VCC | -0.6 to 4.2 | V |




Figure 42. Maximum Negative/positive Overshoot Diagram



9.4. CAPACITANCE MEASUREMENT CONDITIONS

| Symbol | Parameter | Min | Typ. | Max | Unit | Conditions |
|------------------|---------------------------------|--|------|-----|------|----------------------|
| C _{IN} | Input Capacitance | | | 12 | pF | V _{IN} =0V |
| C _{OUT} | Output Capacitance | | | 16 | pF | V _{OUT} =0V |
| C _L | Load Capacitance | 30 | | | pF | |
| | Input Rise And Fall time | | | 5 | ns | |
| | Input Pulse Voltage | 0.1V _{CC} to 0.8V _{CC} | | | V | |
| | Input Timing Reference Voltage | 0.2V _{CC} to 0.7V _{CC} | | | V | |
| | Output Timing Reference Voltage | 0.5V _{CC} | | | V | |

Figure 43. Input Test Waveform and Measurement Level





9.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit. |
|------------------|--------------------------|--|---------|------|---------|-------|
| I _{LI} | Input Leakage Current | | | | ±4 | μA |
| I _{LO} | Output Leakage Current | | | | ±4 | μA |
| I _{CC1} | Standby Current | CS#=VCC, V _{IN} =VCC or VSS | | 20 | 55 | μA |
| I _{CC2} | Deep Power-Down Current | CS#=VCC, V _{IN} =VCC or VSS | | 2 | 15 | μA |
| I _{CC3} | Operating Current (Read) | CLK=0.1VCC / 0.9VCC at 104MHz, Q=Open(*1,*2,*4 I/O) | | 15 | 20 | mA |
| | | CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(*1,*2,*4 I/O) | | 13 | 18 | mA |
| I _{CC4} | Operating Current (PP) | CS#=VCC | | | 25 | mA |
| I _{CC5} | Operating Current (WRSR) | CS#=VCC | | | 25 | mA |
| I _{CC6} | Operating Current (SE) | CS#=VCC | | | 25 | mA |
| I _{CC7} | Operating Current (BE) | CS#=VCC | | | 25 | mA |
| I _{CC8} | Operating Current (CE) | CS#=VCC | | | 25 | mA |
| V _{IL} | Input Low Voltage | | | | 0.2VCC | V |
| V _{IH} | Input High Voltage | | 0.7VCC | | VCC+0.4 | V |
| V _{OL} | Output Low Voltage | I _{OL} =100μA | | | 0.2 | V |
| V _{OH} | Output High Voltage | I _{OH} =-100μA | VCC-0.2 | | | V |

Note:

1. Typical value at T = 25°C, VCC = 3.3V.
2. Value guaranteed by design and/or characterization, not 100% tested in production.



9.6. AC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V, CL=30pf)

| Symbol | Parameter | Min. | Typ. | Max. | Unit. |
|--------------------|--|------|------|------|-------|
| F _C | Serial Clock Frequency For: Fast Read (0BH), on 2.7V-3.6V power supply | | | 104 | MHz |
| f _{C1} | Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 2.7V-3.0V power supply | | | 80 | MHz |
| f _{C2} | Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 3.0V-3.6V power supply | | | 104 | MHz |
| f _R | Serial Clock Frequency For: Read (03H), Read Manufacturer ID/device ID (90H), Read Identification (9FH) | | | 80 | MHz |
| t _{CLH} | Serial Clock High Time | 4.5 | | | ns |
| t _{CLL} | Serial Clock Low Time | 4.5 | | | ns |
| t _{CLCH} | Serial Clock Rise Time (Slew Rate) | 0.1 | | | V/ns |
| t _{CHCL} | Serial Clock Fall Time (Slew Rate) | 0.1 | | | V/ns |
| t _{SLCH} | CS# Active Setup Time | 5 | | | ns |
| t _{CHSH} | CS# Active Hold Time | 5 | | | ns |
| t _{SHCH} | CS# Not Active Setup Time | 5 | | | ns |
| t _{CHSL} | CS# Not Active Hold Time | 5 | | | ns |
| t _{SHSL} | CS# High Time (Read/Write) | 20 | | | ns |
| t _{SHQZ} | Output Disable Time | | | 6 | ns |
| t _{CLQX} | Output Hold Time | 1.0 | | | ns |
| t _{DVCH} | Data In Setup Time | 2 | | | ns |
| t _{CHDX} | Data In Hold Time | 2 | | | ns |
| t _{CLQV} | Clock Low To Output Valid | | | 6.5 | ns |
| t _{DP} | CS# High To Deep Power-Down Mode | | | 20 | μs |
| t _{RES1} | CS# High To Standby Mode Without Electronic Signature Read | | | 30 | μs |
| t _{RES2} | CS# High To Standby Mode With Electronic Signature Read | | | 30 | μs |
| t _{SUS} | CS# High To Next Command After Suspend | | | 20 | μs |
| t _{RS} | Latency Between Resume And Next Suspend | 100 | | | μs |
| t _{RST} | CS# High To Next Command After Reset (Except From Erase) | | | 30 | μs |
| t _{RST_E} | CS# High To Next Command After Reset (From Erase) | | | 12 | ms |
| t _W | Write Status Register Cycle Time | | 5 | 30 | ms |
| t _{BP1} | Byte Program Time (First Byte) | | 30 | 50 | μs |
| t _{BP2} | Additional Byte Program Time (After First Byte) | | 2.5 | 12 | μs |
| t _{PP} | Page Programming Time | | 0.6 | 2.4 | ms |
| t _{SE1} | Sector Erase Time | | 50 | 400 | ms |
| t _{BE2} | Block Erase Time (32K Bytes) | | 0.2 | 0.8 | s |



3.3V Uniform Sector Dual and Quad Serial Flash

GD25R127D

| | | | | | |
|------------|------------------------------|--|-----|------|---------|
| t_{BE} | Block Erase Time (64K Bytes) | | 0.3 | 1.2 | s |
| t_{CE} | Chip Erase Time (GD25R127D) | | 60 | 120 | s |
| t_{WRKR} | Write Root key register | | 3 | 5.5 | ms |
| t_{UHKR} | Update HMAC Key Register | | 120 | | μ s |
| t_{IMC} | Increment Monotonic Counter | | 20 | 300 | ms |
| t_{RMC} | Request Monotonic Counter | | 100 | 1200 | μ s |

Note:

1. Typical value tested at T = 25°C.
2. Value guaranteed by design and/or characterization, not 100% tested in production.

Figure 44. Serial Input Timing




Figure 45. Output Timing






Figure 46. Resume to Suspend Timing Diagram





10. ORDERING INFORMATION





10.1. Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.


Temperature Range I: Industrial (-40°C to +85°C)

| Product Number | Density | Package Type | Packing Options |
|-----------------------|----------------|---------------------|------------------------|
| GD25R127DSIG | 128Mbit | SOP8 208mil | T/Y/R |
| GD25R127DFIG | 128Mbit | SOP16 300mil | T/Y/R |
| GD25R127DWIG | 128Mbit | WSON8 (6x5mm) | Y/R |
| GD25R127DYIG | 128Mbit | WSON8 (8x6mm) | Y/R |



11. PACKAGE INFORMATION

11.1. Package SOP8 208ML



Dimensions


| Symbol | | A | A1 | A2 | b | c | D | E | E1 | e | L | L1 | θ |
|--------|-----|------|------|------|------|------|------|------|------|------|------|------|----------|
| Unit | | | | | | | | | | | | | |
| mm | Min | - | 0.05 | 1.70 | 0.31 | 0.15 | 5.13 | 7.70 | 5.18 | 1.27 | 0.50 | 1.31 | 0° |
| | Nom | - | 0.15 | 1.80 | 0.41 | 0.20 | 5.23 | 7.90 | 5.28 | | - | | - |
| | Max | 2.16 | 0.25 | 1.90 | 0.51 | 0.25 | 5.33 | 8.10 | 5.38 | | 0.85 | | 8° |

Note:

- Both the package length and width do not include the mold flash.
- Seating plane: Max. 0.1mm.



11.2. Package SOP16 300MIL



Dimensions



| Symbol | A | A1 | A2 | b | c | D | E | E1 | e | L | L1 | h | θ | | |
|--------|-----|------|------|------|------|------|-------|-------|------|------|------|------|----------|---|---|
| Unit | | | | | | | | | | | | | | | |
| mm | Min | - | 0.10 | 2.05 | 0.31 | 0.10 | 10.20 | 10.10 | 7.40 | 1.27 | 0.40 | 1.40 | 0.25 | 0 | |
| | Nom | - | 0.20 | - | 0.41 | 0.25 | 10.30 | 10.30 | 7.50 | | - | | - | - | - |
| | Max | 2.65 | 0.30 | 2.55 | 0.51 | 0.33 | 10.40 | 10.50 | 7.60 | | 1.27 | | 0.75 | 8 | |

Note:

- Both the package length and width do not include the mold flash.
- Seating plane: Max. 0.1mm.



11.3. Package WSON8 (6*5mm)



Dimensions


| Symbol | A | A1 | c | b | D | D2 | E | E2 | e | L | |
|--------|-----|------|------|-------|------|------|------|------|------|------|------|
| Unit | | | | | | | | | | | |
| mm | Min | 0.70 | 0.00 | 0.180 | 0.35 | 5.90 | 3.30 | 4.90 | 3.90 | 1.27 | 0.50 |
| | Nom | 0.75 | 0.02 | 0.203 | 0.40 | 6.00 | 3.40 | 5.00 | 4.00 | | 0.60 |
| | Max | 0.80 | 0.05 | 0.250 | 0.50 | 6.10 | 3.50 | 5.10 | 4.10 | | 0.75 |

Note:


- Both the package length and width do not include the mold flash.
- The exposed metal pad area on the bottom of the package is floating.
- Coplanarity $\leq 0.08\text{mm}$. Package edge tolerance $\leq 0.10\text{mm}$.
- The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.




11.4. Package WSON8 (8*6mm)



Top View



Side View



Bottom View

Dimensions

| Symbol | A | A1 | c | b | D | D2 | E | E2 | e | L | |
|--------|-----|------|------|-------|------|------|------|------|------|------|------|
| Unit | | | | | | | | | | | |
| mm | Min | 0.70 | 0.00 | 0.180 | 0.35 | 7.90 | 3.30 | 5.90 | 4.20 | 1.27 | 0.45 |
| | Nom | 0.75 | 0.02 | 0.203 | 0.40 | 8.00 | 3.40 | 6.00 | 4.30 | | 0.50 |
| | Max | 0.80 | 0.05 | 0.250 | 0.45 | 8.10 | 3.50 | 6.10 | 4.40 | | 0.55 |

Note:

- Both the package length and width do not include the mold flash.
- The exposed metal pad area on the bottom of the package is floating.
- Coplanarity $\leq 0.08\text{mm}$. Package edge tolerance $\leq 0.10\text{mm}$.
- The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



12. REVISION HISTORY

| Version No | Description | Page | Date |
|------------|--|--|------------|
| 1.0 | Initial Release | --- | 2016-8-29 |
| 1.1 | Add t _{MC1} t _{MC2} Update BLOCK DIAGRAM | --- | 2016-12-19 |
| 1.2 | Add "Page" Column in the Revision History Modify the Heater Table of SFDP (Table 7.3) Remove tRST_R and tRST_P Add tRST, of which the max value is 30us Update the description of all packages | P61 P41-42 P59 P59 P63-69 | 2017-12-21 |
| 1.3 | Modify tVSL min value from 5ms to 2.5ms Modify ICC1 max. value from 50uA to 55uA Modify ICC2 from 1~5uA to 2~10uA Remove tBE1/tBE2 (<50K cycling) Add tRS, min = 100us Remove VSOP8 & DIP8 packages | P51 P53 P53 P54 --- --- | 2020-3-2 |
| 1.4 | Modify ICC2 max value from 10uA to 15uA Update Ordering Information Remove TFBGA24 (4x6 ball) package | P49 P52-53 --- | 2020-10-10 |



Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, non-infringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

单击下面可查看定价，库存，交付和生命周期等信息

[>>GigaDevice\(兆易创新\)](#)