



# **GD25VE40C**

# **DATASHEET**

## Contents

<b>1. FEATURES .....</b>	<b>4</b>
<b>2. GENERAL DESCRIPTION.....</b>	<b>5</b>
<b>3. MEMORY ORGANIZATION .....</b>	<b>7</b>
<b>4. DEVICE OPERATION .....</b>	<b>8</b>
<b>5. DATA PROTECTION.....</b>	<b>9</b>
<b>6. STATUS REGISTER.....</b>	<b>11</b>
<b>7. COMMANDS DESCRIPTION .....</b>	<b>13</b>
7.1. WRITE ENABLE (WREN) (06H) .....	16
7.2. WRITE DISABLE (WRDI) (04H) .....	16
7.3. READ STATUS REGISTER (RDSR) (05H OR 35H).....	16
7.4. WRITE STATUS REGISTER (WRSR) (01H) .....	17
7.5. WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H) .....	17
7.6. READ DATA BYTES (READ) (03H).....	18
7.7. READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH) .....	18
7.8. DUAL OUTPUT FAST READ (3BH) .....	19
7.9. QUAD OUTPUT FAST READ (6BH).....	19
7.10. DUAL I/O FAST READ (BBH) .....	20
7.11. QUAD I/O FAST READ (EBH) .....	22
7.12. QUAD I/O WORD FAST READ (E7H).....	23
7.13. SET BURST WITH WRAP (77H).....	24
7.14. PAGE PROGRAM (PP) (02H).....	25
7.15. QUAD PAGE PROGRAM (32H).....	26
7.16. SECTOR ERASE (SE) (20H).....	27
7.17. 32KB BLOCK ERASE (BE) (52H) .....	28
7.18. 64KB BLOCK ERASE (BE) (D8H) .....	28
7.19. CHIP ERASE (CE) (60/C7H).....	29
7.20. DEEP POWER-DOWN (DP) (B9H) .....	29
7.21. RELEASE FROM DEEP POWER-DOWN OR HIGH PERFORMANCE MODE AND READ DEVICE ID (RDI) (ABH).....	30
7.22. READ MANUFACTURE ID/ DEVICE ID (REMS) (90H).....	31
7.23. READ IDENTIFICATION (RDID) (9FH) .....	32
7.24. HIGH PERFORMANCE MODE (HPM) (A3H).....	32
7.25. PROGRAM/ERASE SUSPEND (PES) (75H) .....	33
7.26. PROGRAM/ERASE RESUME (PER) (7AH) .....	33
7.27. ERASE SECURITY REGISTERS (44H) .....	34
7.28. PROGRAM SECURITY REGISTERS (42H).....	34
7.29. READ SECURITY REGISTERS (48H).....	35
7.30. ENABLE RESET (66H) AND RESET (99H) .....	36
7.31. READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH).....	36
<b>8. ELECTRICAL CHARACTERISTICS .....</b>	<b>42</b>



---

8.1.	POWER-ON TIMING .....	42
8.2.	INITIAL DELIVERY STATE .....	42
8.3.	ABSOLUTE MAXIMUM RATINGS .....	42
8.4.	CAPACITANCE MEASUREMENT CONDITIONS .....	43
8.5.	DC CHARACTERISTICS.....	44
8.6.	AC CHARACTERISTICS.....	45
<b>9.</b>	<b>ORDERING INFORMATION .....</b>	<b>48</b>
9.1.	VALID PART NUMBERS.....	49
<b>10.</b>	<b>PACKAGE INFORMATION.....</b>	<b>50</b>
10.1.	PACKAGE SOP8 150MIL.....	50
10.2.	PACKAGE SOP8 208MIL.....	51
10.3.	PACKAGE DIP8 300MIL.....	52
10.4.	PACKAGE USON8 (3*2MM, THICKNESS 0.45MM).....	53
10.5.	PACKAGE USON8 (3*4MM) .....	54
<b>11.</b>	<b>REVISION HISTORY.....</b>	<b>55</b>

## 1. FEATURES


- ♦ 4M-bit Serial Flash
  - 512K-byte
  - 256 bytes per programmable page
- ♦ Standard, Dual, Quad SPI
  - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
  - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ♦ High Speed Clock Frequency
  - 104MHz for fast read with 30PF load
  - Dual I/O Data transfer up to 208Mbits/s
  - Quad I/O Data transfer up to 416Mbits/s
- ♦ Software/Hardware Write Protection
  - Write protect all/portion of memory via software
  - Enable/Disable protection with WP# Pin
  - Top/Bottom Block protection
- ♦ Minimum 100,000 Program/Erase Cycles
- ♦ Data Retention
  - 20-year data retention typical
- ♦ Fast Program/Erase Speed
  - Page Program time: 0.7ms typical
  - Sector Erase time: 45ms typical
  - Block Erase time: 0.15/0.25s typical
  - Chip Erase time: 2.5s typical
- ♦ Flexible Architecture
  - Uniform Sector of 4K-byte
  - Uniform Block of 32/64K-byte
- ♦ Low Power Consumption
  - 20mA maximum active current
  - 4uA maximum power down current
- ♦ Advanced Security Features<sup>(1)</sup>
  - 128-Bit Unique ID for each device
  - 4\*256-Byte Security Registers With OTP Locks
  - Discoverable parameters (SFDP) register
- ♦ Single Power Supply Voltage
  - Full voltage range: 2.1~3.6V
- ♦ Allows XIP (execute in place) Operation
  - Continuous Read With 8/16/32/64-byte Wrap

Note: 1. Please contact GigaDevice for details.

## 2. GENERAL DESCRIPTION

The GD25VE40C (4M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 208Mbits/s and the Quad I/O & Quad output data is transferred with speed of 416Mbits/s.

### CONNECTION DIAGRAM




### PIN DESCRIPTION

Pin Name	I/O	Description
CS#	I	Chip Select Input
SO (IO1)	I/O	Data Output (Data Input Output 1)
WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
VSS		Ground
SI (IO0)	I/O	Data Input (Data Input Output 0)
SCLK	I	Serial Clock Input
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)
VCC		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





### 3. MEMORY ORGANIZATION

#### GD25VE40C

Each device has	Each block has	Each sector has	Each page has	
512K	64/32K	4K	256	bytes
2K	256/128	16	-	pages
128	16/8	-	-	sectors
8/16	-	-	-	blocks

#### UNIFORM BLOCK SECTOR ARCHITECTURE

##### GD25VE40C 64K Bytes Block Sector Architecture

Block	Sector	Address range	
		Start	End
7	127	07F000H	07FFFFH
	.....	.....	.....
	112	070000H	070FFFH
6	111	06F000H	06FFFFH
	.....	.....	.....
	96	060000H	060FFFH
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
.....	.....	.....	.....
	.....	.....	.....
	.....	.....	.....
2	47	02F000H	02FFFFH
	.....	.....	.....
	32	020000H	020FFFH
1	31	01F000H	01FFFFH
	.....	.....	.....
	16	010000H	010FFFH
0	15	00F000H	00FFFFH
	.....	.....	.....
	0	000000H	000FFFH

## 4. DEVICE OPERATION

### SPI Mode

#### Standard SPI

The GD25VE40C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### Dual SPI

The GD25VE40C supports Dual SPI operation when using the “Dual Output Fast Read” and “Dual I/O Fast Read” (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

#### Quad SPI

The GD25VE40C supports Quad SPI operation when using the “Quad Output Fast Read” (6BH), “Quad I/O Fast Read”(EBH), “Quad I/O Word Fast Read” (E7H) and “Quad Page Program” (32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

### Hold


The HOLD# function is only available when QE=0, If QE=1, The HOLD# functions is disabled, the pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.

**Figure 1. Hold Condition**





## 5. DATA PROTECTION

The GD25VE40C provide the following data protection methods:

- ◆ Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
  - Power-Up
  - Write Disable (WRDI)
  - Write Status Register (WRSR)
  - Page Program (PP)
  - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
  - Software reset (66H+99H)
- ◆ Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

**Table1.0 GD25VE40C Protected area size (CMP=0)**

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	7	070000H-07FFFFH	64KB	Upper 1/8
0	0	0	1	0	6 and 7	060000H-07FFFFH	128KB	Upper 1/4
0	0	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/8
0	1	0	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/4
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2
0	X	1	X	X	0 to 7	000000H-07FFFFH	512KB	ALL
1	0	0	0	1	7	07F000H-07FFFFH	4KB	Top Block
1	0	0	1	0	7	07E000H-07FFFFH	8KB	Top Block
1	0	0	1	1	7	07C000H-07FFFFH	16KB	Top Block
1	0	1	0	X	7	078000H-07FFFFH	32KB	Top Block
1	0	1	1	0	7	078000H-07FFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFFH	4KB	Bottom Block
1	1	0	1	0	0	000000H-001FFFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFFH	16KB	Bottom Block
1	1	1	0	X	0	000000H-007FFFFH	32KB	Bottom Block
1	1	1	1	0	0	000000H-007FFFFH	32KB	Bottom Block
1	X	1	1	1	0 to 7	000000H-07FFFFH	512KB	ALL

**Table1.1 GD25VE40C Protected area size (CMP=1)**

Status Register Content					Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
X	X	0	0	0	0 to 7	000000H-07FFFFH	512KB	ALL
0	0	0	0	1	0 to 6	000000H-06FFFFH	448KB	Lower 7/8
0	0	0	1	0	0 to 5	000000H-05FFFFH	384KB	Lower 3/4
0	0	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2
0	1	0	0	1	1 to 7	010000H-07FFFFH	448KB	Upper 7/8
0	1	0	1	0	2 to 7	020000H-07FFFFH	384KB	Upper 3/4
0	1	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2
0	X	1	X	X	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to 7	000000H-07EFFFH	508KB	Lower 127/128
1	0	0	1	0	0 to 7	000000H-07DFFFH	504KB	Lower 63/64
1	0	0	1	1	0 to 7	000000H-07BFFFH	496KB	Lower 31/32
1	0	1	0	X	0 to 7	000000H-077FFFH	480KB	Lower 15/16
1	0	1	1	0	0 to 7	000000H-077FFFH	480KB	Lower 15/16
1	1	0	0	1	0 to 7	001000H-07FFFFH	508KB	Upper 127/128
1	1	0	1	0	0 to 7	002000H-07FFFFH	504KB	Upper 63/64
1	1	0	1	1	0 to 7	004000H-07FFFFH	496KB	Upper 31/32
1	1	1	0	X	0 to 7	008000H-07FFFFH	480KB	Upper 15/16
1	1	1	1	0	0 to 7	008000H-07FFFFH	480KB	Upper 15/16
1	X	1	1	1	NONE	NONE	NONE	NONE

## 6. STATUS REGISTER

<b>S15</b>	<b>S14</b>	<b>S13</b>	<b>S12</b>	<b>S11</b>	<b>S10</b>	<b>S9</b>	<b>S8</b>
<b>SUS</b>	<b>CMP</b>	<b>HPF</b>	<b>Reserved</b>	<b>Reserved</b>	<b>LB</b>	<b>QE</b>	<b>SRP1</b>

<b>S7</b>	<b>S6</b>	<b>S5</b>	<b>S4</b>	<b>S3</b>	<b>S2</b>	<b>S1</b>	<b>S0</b>
<b>SRP0</b>	<b>BP4</b>	<b>BP3</b>	<b>BP2</b>	<b>BP1</b>	<b>BP0</b>	<b>WEL</b>	<b>WIP</b>

The status and control bits of the Status Register are as follows:

### WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

### WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

### BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

### SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

<b>SRP1</b>	<b>SRP0</b>	<b>#WP</b>	<b>Status Register</b>	<b>Description</b>
0	0	X	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	0	X	Power Supply Lock-Down <sup>(1) (2)</sup>	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.
1	1	X	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannot be written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available on special order. Please contact GigaDevice for details.

### QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When

the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground)

**LB bit.**

The LB bit is a non-volatile One Time Program (OTP) bit in Status Register (S10) that provide the write protect control and status to the Security Registers. The default state of LB is 0, the security registers are unlocked. LB can be set to 1 individually using the Write Register instruction. LB is One Time Programmable, once it's set to 1, the Security Registers will become read-only permanently.

**CMP bit**

The CMP bit is a non-volatile Read/Write bits in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

**HPF bit**

The High Performance Flag (HPF) bit is read only bit, that indicates the status of High Performance Mode (HPM). When HPF bit is set to 1, it means the device is in High Performance Mode, When HPF bit is set to 0 (default), it means the device is not in High Performance Mode.

**SUS bit**

The SUS bit is a read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75H) command. The SUS bit is cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

## 7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the commands of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if CS# is driven high at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

**Table2. Commands (Standard/Dual/Quad SPI)**

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR Write Enable	50H						
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(1)</sup>	(continuous)
Dual I/O Fast Read	BBH	A23-A8 <sup>(2)</sup>	A7-A0 M7-M0 <sup>(2)</sup>	(D7-D0) <sup>(1)</sup>			(continuous)
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(3)</sup>	(continuous)
Quad I/O Fast Read	EBH	A23-A0 M7-M0 <sup>(4)</sup>	dummy <sup>(5)</sup>	(D7-D0) <sup>(3)</sup>			(continuous)
Quad I/O Word Fast Read <sup>(7)</sup>	E7H	A23-A0 M7-M0 <sup>(4)</sup>	dummy <sup>(6)</sup>	(D7-D0) <sup>(3)</sup>			(continuous)
Page Program	02 H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60 H						
Enable Reset	66H						
Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase Suspend	75H						
Program/Erase Resume	7AH						
Deep Power-Down	B9H						
Release From Deep	ABH	dummy	dummy	dummy	(DID7-		(continuous)



# Uniform Sector Dual and Quad Serial Flash

## GD25VE40C

Power-Down, And Read Device ID					DID0)		
Release From Deep Power-Down	ABH						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(MID7-MID0)	(DID7-DID0)	(continuous)
High Performance Mode	A3H	dummy	dummy	dummy			
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(MID7-M0)	(JDID15-JDID8)	(JDID7-JDID0)			(continuous)
Erase Security Registers(8)	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers(8)	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Read Security Registers(8)	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

### NOTE:

#### 1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

#### 2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8      A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9      A7, A5, A3, A1, M7, M5, M3, M1

#### 3. Quad Output Data

IO0 = (D4, D0, .....)

IO1 = (D5, D1, .....)

IO2 = (D6, D2, .....)

IO3 = (D7, D3, .....)

#### 4. Quad Input Address

IO0 = A20, A16, A12, A8,    A4, A0, M4, M0

IO1 = A21, A17, A13, A9,    A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

#### 5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

#### 6. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)

IO1 = (x, x, D5, D1,...)

IO2 = (x, x, D6, D2,...)

IO3 = (x, x, D7, D3,...)

#### 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.

#### 8. Security Registers Address:



Security Register0: A23-A16=00H, A15-A8=00H, A7-A0= Byte Address;

Security Register1: A23-A16=00H, A15-A8=01H, A7-A0= Byte Address;

Security Register2: A23-A16=00H, A15-A8=02H, A7-A0= Byte Address;

Security Register3: A23-A16=00H, A15-A8=03H, A7-A0= Byte Address.

9. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4, x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

10. Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO0 = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, ...)

IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...)

IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...)

IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)

**Table of ID Definitions:**


**GD25VE40C**

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9FH	C8	42	13
90H	C8		12
ABH			12

### 7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.


**Figure 2. Write Enable Sequence Diagram**



### 7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

**Figure 3. Write Disable Sequence Diagram**




### 7.3. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.



**Figure4. Read Status Register Sequence Diagram**




### 7.4. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE bit will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is  $t_w$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

**Figure5. Write Status Register Sequence Diagram**




### 7.5. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status

Register bit values.


**Figure 6. Write Enable for Volatile Status Register Sequence Diagram**



### 7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_R$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.


**Figure 7. Read Data Bytes Sequence Diagram**



### 7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency  $f_C$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.


**Figure 8. Read Data Bytes at Higher Speed Sequence Diagram**



### 7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

**Figure 9. Dual Output Fast Read Sequence Diagram**




### 7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit

(QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.

**Figure 10. Quad Output Fast Read Sequence Diagram**



## 7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a “Continuous Read Mode” byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

### Dual I/O Fast Read with “Continuous Read Mode”

The Dual I/O Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M7-0) =AXH, then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure11. If the “Continuous Read Mode” bits (M7-0) are any value other than AXH, the next command requires the command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M7-0) before issuing normal command.

Figure 11. Dual I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)





Figure 12. Dual I/O Fast Read Sequence Diagram (M7-0= AXH)



### 7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a “Continuous Read Mode” byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

#### Quad I/O Fast Read with “Continuous Read Mode”

The Quad I/O Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M7-0) = AXH, then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure13. If the “Continuous Read Mode” bits (M7-0) are any value other than AXH, the next command requires the command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M7-0) before issuing normal command.

Figure13. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)





Figure14. Quad I/O Fast Read Sequence Diagram (M7-0= AXH)



**Quad I/O Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode**

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to EBH. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following EBH commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

**7.12. Quad I/O Word Fast Read (E7H)**

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2-dummy clocks. The command sequence is shown in followed Figure15. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

**Quad I/O Word Fast Read with “Continuous Read Mode”**

The Quad I/O Word Fast Read command can further reduce command overhead through setting the “Continuous Read Mode” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M7-0) =AXH, then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure15. If the “Continuous Read Mode” bits (M7-0) are any value other than AXH, the next command requires the first E7H command code, thus returning to normal operation. A “Continuous Read Mode” Reset command can be used to reset (M7-0) before issuing normal command.

**Figure15. Quad I/O Word Fast Read Sequence Diagram (M7-0= 0XH or not AXH)**





Figure16. Quad I/O Word Fast Read Sequence Diagram (M7-0= AXH)



### Quad I/O Word Fast Read with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing “Set Burst with Wrap” (77H) commands prior to E7H. The “Set Burst with Wrap” (77H) command can either enable or disable the “Wrap Around” feature for the following E7H commands. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The “Set Burst with Wrap” command allows three “Wrap Bits” W6-W4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-W5 is used to specify the length of the wrap around section within a page.

### 7.13. Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.


The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy bits → Send 8 bits “Wrap bits” → CS# goes high.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following “Quad I/O Fast Read” and “Quad I/O Word Fast Read” command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the “Wrap Around” function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.



Figure17. Set Burst with Wrap Sequence Diagram



### 7.14. Page Program (PP) (02H)


The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. The command sequence is shown in Figure18. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.

Figure18. Page Program Sequence Diagram



### 7.15. Quad Page Program (32H)


The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure19. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.

Figure19. Quad Page Program Sequence Diagram




## 7.16. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.

**Figure20. Sector Erase Sequence Diagram**




### 7.17. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

**Figure21. 32KB Block Erase Sequence Diagram**




### 7.18. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is

completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.


**Figure22. 64KB Block Erase Sequence Diagram**



### 7.19. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is used to erase all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. The command sequence is shown in Figure23. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed only if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.



**Figure23. Chip Erase Sequence Diagram**

### 7.20. Deep Power-Down (DP) (B9H)


Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-

Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure24. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $I_{CC2}$  and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

**Figure24. Deep Power-Down Sequence Diagram**



### 7.21. Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)


The Release from Power-Down or High Performance Mode /Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code “ABH” and driving CS# high as shown in Figure25. Release from Power-Down will take the time duration of  $t_{RES1}$  (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.


When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code “ABH” followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure26. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure26, except that after CS# is driven high it must remain high for a time duration of  $t_{RES2}$ (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

**Figure25. Release Power-Down Sequence or High Performance Mode Sequence Diagram**



**Figure26. Release Power-Down/Read Device ID Sequence Diagram**




### 7.22. Read Manufacturer ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code “90H” followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

**Figure27. Read Manufacturer ID/ Device ID Sequence Diagram**




### 7.23. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 28. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.

Figure28. Read Identification ID Sequence Diagram




### 7.24. High Performance Mode (HPM) (A3H)

The High Performance Mode (HPM) command must be executed prior to Dual or Quad I/O commands when operating at high frequencies (see  $f_{c3}$  in AC Electrical Characteristics). This command allows pre-charging of internal charge pumps so the voltages required for accessing the flash memory array are readily available. The command sequence: CS# goes low → Sending A3H command → Sending 3-dummy byte → CS# goes high. See Figure29. After the HPM command is executed, the device will maintain a slightly higher standby current ( $I_{cc9}$ ) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can be used to return to standard SPI standby current ( $I_{cc1}$ ). In addition, Power-Down command (B9H) will also release the device from HPM mode back to standard SPI standby state.



**Figure29. High Performance Mode Sequence Diagram**




### 7.25. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command “75H”, allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure30.


**Figure30. Program/Erase Suspend Sequence Diagram**



### 7.26. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS bit equal to 1 and the WIP bit equal to 0. After issued the SUS bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure31.

**Figure31. Program/Erase Resume Sequence Diagram**



### 7.27. Erase Security Registers (44H)


The GD25VE40C provides four 256-byte Security Registers which can be read and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure32. CS# must be driven high after the eighth bit of the last address byte has been latched in, otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is  $t_{SE}$ ) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-A16	A15-A8	A7-A0
Security Registers	00000000	00000000	Don't Care

**Figure32. Erase Security Registers command Sequence Diagram**



### 7.28. Program Security Registers (42H)


The Program Security Registers command is similar to the Page Program command. Each security register contains one pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon

as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is  $t_{PP}$ ) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security Register cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB) is set to 1, the Security Register will be permanently locked. Program Security Registers command will be ignored.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00H	00H	Byte Address
Security Registers 1	00H	01H	Byte Address
Security Registers 2	00H	02H	Byte Address
Security Registers 3	00H	03H	Byte Address

**Figure33. Program Security Registers command Sequence Diagram**




## 7.29. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_c$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A7-A0 address reaches the last byte of the register (Byte FFH), it will reset to 00H, the command is completed by driving CS# high.

Address	A23-A16	A15-A8	A7-A0
Security Registers 0	00H	00H	Byte Address
Security Registers 1	00H	01H	Byte Address
Security Registers 2	00H	02H	Byte Address
Security Registers 3	00H	03H	Byte Address

**Figure 34. Read Security Registers command Sequence Diagram**




**7.30. Enable Reset (66H) and Reset (99H)**

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The “Reset (99H)” command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately  $t_{RST}$  /  $t_{RST\_E}$  to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.


**Figure 35. Enable Reset and Reset command Sequence Diagram**



**7.31. Read Serial Flash Discoverable Parameter (5AH)**

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.

Figure36. Read Serial Flash Discoverable Parameter command Sequence Diagram



**Table3. Signature and Parameter Identification Data Values**

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be changed	07H	31:24	FFH	FFH
ID number (JEDEC)	00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Parameter Table Minor Revision Number	Start from 0x00H	09H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	0AH	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0BH	31:24	09H	09H
Parameter Table Pointer (PTP)	First address of JEDEC Flash Parameter table	0CH	07:00	30H	30H
		0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	0FH	31:24	FFH	FFH
ID Number (GigaDevice Manufacturer ID)	It is indicates GigaDevice manufacturer ID	10H	07:00	C8H	C8H
Parameter Table Minor Revision Number	Start from 0x00H	11H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	12H	23:16	01H	01H
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13H	31:24	03H	03H
Parameter Table Pointer (PTP)	First address of GigaDevice Flash Parameter table	14H	07:00	60H	60H
		15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	17H	31:24	FFH	FFH

**Table4. Parameter Table (0): JEDEC Flash Parameter Tables**

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Block/Sector Erase Size	00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase	30H	01:00	01b	E5H
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Requested for Writing to Volatile Status Registers	0: Nonvolatile status bit 1: Volatile status bit (BP status register bit)		03	0b	
Write Enable Opcode Select for Writing to Volatile Status Registers	0: Use 50H Opcode, 1: Use 06H Opcode, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support	32H	16	1b	F1H
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	00b	
Double Transfer Rate (DTR) clocking	0=Not support, 1=Support		19	0b	
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused					
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	003FFFFFFH	
(1-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	38H	04:00	00100b	44H
(1-4-4) Fast Read Number of Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3AH	20:16	01000b	08H
(1-1-4) Fast Read Number of Mode Bits	000b:Mode Bits not support		23:21	000b	
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3CH	04:00	01000b	08H
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		07:05	000b	
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	3EH	20:16	00010b	42H
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	010b	
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH
(2-2-2) Fast Read	0=not support 1=support	40H	00	0b	EEH
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support		04	0b	
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	46H	20:16	00000b	00H
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	4AH	20:16	00000b	00H
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support		23:21	000b	
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2 <sup>N</sup> bytes 0x00b: this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2 <sup>N</sup> bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2 <sup>N</sup> bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2 <sup>N</sup> bytes 0x00b: this sector type don't exist	52H	23:16	00H	00H
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH



**Table5. Parameter Table (1): GigaDevice Flash Parameter Tables**

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60 H	15:00	3600H	3600H
Vcc Supply Minimum Voltage	1650H=1.650V 2100H=2.100V 2250H=2.250V 2300H=2.300V 2700H=2.700V	63H:62 H	31:16	2100H	2100H
HW Reset# pin	0=not support 1=support	65H:64 H	00	0b	F99EH
HW Hold# pin	0=not support 1=support		01	1b	
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.		11:04	99H	
Program Suspend/Resume	0=not support 1=support		12	1b	
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	1b	
Wrap-Around Read mode Opcode		66H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support	6BH:68 H	00	0b	EBFCH
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect		10	0b	
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	
Unused			15:14	11b	
Unused			31:16	FFFFH	

## 8. ELECTRICAL CHARACTERISTICS

### 8.1. POWER-ON TIMING

Figure 37. Power-on Timing Sequence Diagram




Table6. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	5		ms
VWI	Write Inhibit Voltage	1.5	2.1	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	V
tPWD	The minimum duration for ensuring initialization will occur	300		us


### 8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

### 8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
Storage Temperature	-65 to 150	°C
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 4.2	V


**Figure 38. Maximum Negative and Positive Overshoot Waveform**



**8.4. CAPACITANCE MEASUREMENT CONDITIONS**

Symbol	Parameter	Min	Typ.	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC			V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC			V	
	Output Timing Reference Voltage	0.5VCC			V	

**Figure 39. Input Test Waveform and Measurement Level**



## 8.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.1~3.6V)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit.
I <sub>LI</sub>	Input Leakage Current				±2	μA
I <sub>LO</sub>	Output Leakage Current				±2	μA
I <sub>CC1</sub>	Standby Current	CS#=VCC, V <sub>IN</sub> =VCC or VSS		1	5	μA
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC, V <sub>IN</sub> =VCC or VSS		0.1	4	μA
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 104MHz, Q=Open(*1,*2,*4 I/O)		15	20	mA
		CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(*1,*2,*4 I/O)		13	18	mA
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC			20	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS#=VCC			20	mA
I <sub>CC6</sub>	Operating Current (SE)	CS#=VCC			20	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC			20	mA
I <sub>CC8</sub>	Operating Current (CE)	CS#=VCC			20	mA
I <sub>CC9</sub>	High Performance Current			0.6	1.2	mA
V <sub>IL</sub>	Input Low Voltage				0.2VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =100μA			0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-100μA	VCC-0.2			V

**8.6. AC CHARACTERISTICS**

(T= -40°C~85°C, VCC=2.1~3.6V, CL=30pf)

Symbol	Parameter	Min.	Typ.	Max.	Unit.
f <sub>c</sub>	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O (EBH), Quad Output(6BH) (Dual I/O & Quad I/O, without High Performance Mode), on 2.7V-3.6V power supply	DC.		80	MHz
f <sub>c1</sub>	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O (EBH), Quad Output (6BH) (Dual I/O & Quad I/O without High Performance Mode), on 2.3V-2.7V power supply	DC.		60	MHz
f <sub>c2</sub>	Serial Clock Frequency For: Dual I/O (BBH), Quad I/O (EBH), Quad Output (6BH) (Dual I/O & Quad I/O, without High Performance Mode), on 2.1V-2.3V power supply	DC.		30	MHz
f <sub>c3</sub>	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O (EBH), Quad Output (6BH) (Dual I/O & Quad I/O, with High Performance Mode), on 2.1V-3.6V power supply	DC.		104	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H)	DC.		60	MHz
t <sub>CLH</sub>	Serial Clock High Time	5			ns
t <sub>CLL</sub>	Serial Clock Low Time	5			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
t <sub>CHSH</sub>	CS# Active Hold Time	5			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub>	CS# High Time (Read/Write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
t <sub>CLQX</sub>	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	4			ns
t <sub>CHDX</sub>	Data In Hold Time	4			ns
t <sub>HLCH</sub>	HOLD# Low Setup Time (Relative to Clock)	5			ns
t <sub>HHCH</sub>	HOLD# High Setup Time (Relative to Clock)	5			ns
t <sub>CHHL</sub>	HOLD# High Hold Time (Relative to Clock)	5			ns
t <sub>CHHH</sub>	HOLD# Low Hold Time (Relative to Clock)	5			ns
t <sub>HLQZ</sub>	HOLD# Low To High-Z Output			6	ns
t <sub>HHQX</sub>	HOLD# High To Low-Z Output			6	ns
t <sub>CLQV</sub>	Clock Low To Output Valid			8	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature			20	μs



**Uniform Sector  
Dual and Quad Serial Flash**


**GD25VE40C**

	Read				
t <sub>SUS</sub>	CS# High To Next Command After Suspend			20	μs
t <sub>RST</sub>	CS# High To Next Command After Reset (Except from Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
t <sub>W</sub>	Write Status Register Cycle Time		5	40	ms
t <sub>BP1</sub>	Byte Program Time (First Byte)		30	50	μs
t <sub>BP2</sub>	Additional Byte Program Time (After First Byte)		2.5	12	μs
t <sub>PP</sub>	Page Programming Time		0.7	3.0	ms
t <sub>SE</sub>	Sector Erase Time (4K Bytes)		50	250/500 <sup>(1)</sup>	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.2	0.5/1.2 <sup>(2)</sup>	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.4	0.7/2 <sup>(3)</sup>	s
t <sub>CE</sub>	Chip Erase Time (GD25VE40C)		3	8	s


Note:

1. Max Value 4KB t<sub>SE</sub> with <50K cycles is 250ms and >50K & <100k cycles is 500ms.
2. Max Value 32KB t<sub>BE</sub> with <50K cycles is 0.5s and >50K & <100k cycles is 1.2s.
3. Max Value 64KB t<sub>BE</sub> with <50K cycles is 0.7s and >50K & <100k cycles is 2s.


**Figure 40. Serial Input Timing**



**Figure 41. Output Timing**




**Figure 42. Hold Timing**



## 9. ORDERING INFORMATION

**GD XX X XX X X X X X**








**9.1. Valid Part Numbers**

Please contact GigaDevice regional sales for the latest product selection and available form factors.

<b>Product Number</b>	<b>Density</b>	<b>Package Type</b>	<b>Temperature</b>
<b>GD25VE40CPIG</b>	<b>4Mbit</b>	<b>DIP8 300mil</b>	<b>-40°C to +85°C</b>
<b>GD25VE40CTIG</b>	<b>4Mbit</b>	<b>SOP8 150mil</b>	<b>-40°C to +85°C</b>
<b>GD25VE40CSIG</b>	<b>4Mbit</b>	<b>SOP8 208mil</b>	<b>-40°C to +85°C</b>
<b>GD25VE40CEIG</b>	<b>4Mbit</b>	<b>USON8 (3*2mm, 0.45 thickness)</b>	<b>-40°C to +85°C</b>
<b>GD25VE40CNIG</b>	<b>4Mbit</b>	<b>USON8 (3*4mm)</b>	<b>-40°C to +85°C</b>

## 10. PACKAGE INFORMATION

### 10.1. Package SOP8 150MIL




### Dimensions

Symbol		A	A1	A2	b	c	D	E	E1	e	L	L1	h	$\theta$
Unit														
mm	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80	1.27	0.40	1.04	0.25	0°
	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90		-		-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°

Note:

- Both the package length and width include the mold flash.
- Seating plane: Max. 0.1mm.

10.2. Package SOP8 208MIL




Dimensions

Symbol	A	A1	A2	b	c	D	E	E1	e	L	L1	$\theta$	
Unit													
mm	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18	1.27	0.50	1.31	0
	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28		-		-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8

Note:

- Both the package length and width do not include the mold flash.
- Seating plane: Max. 0.1mm.

10.3. Package DIP8 300MIL




Dimensions


Symbol		A1	A2	b	b1	C	D	E	E1	e	eB	L
Unit												
mm	Min	0.38	3.00	1.27	0.38	0.20	9.05	7.62	6.12		7.62	3.04
	Nom	0.72	3.25	1.46	0.46	0.28	9.32	7.94	6.38	2.54	8.49	3.30
	Max	1.05	3.50	1.65	0.54	0.34	9.59	8.26	6.64		9.35	3.56
Inch	Min	0.015	0.118	0.05	0.015	0.008	0.356	0.300	0.242		0.333	0.12
	Nom	0.028	0.128	0.058	0.018	0.011	0.367	0.313	0.252	0.1	0.345	0.13
	Max	0.041	0.138	0.065	0.021	0.014	0.378	0.326	0.262		0.357	0.14

Note: Both package length and width do not include mold flash.


10.4. Package USON8 (3\*2mm, thickness 0.45mm)



Top View



Side View



Bottom View



Dimensions

Symbol		A	A1	c	b	D	D1	E	E1	e	L	L1
Unit												
mm	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55	0.50	0.30	0.10
	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60		0.35	
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	

Note:

1. Both the package length and width do not include the mold flash.
2. The exposed metal pad area on the bottom of the package is floating.
3. Coplanarity  $\leq 0.08\text{mm}$ . Package edge tolerance  $\leq 0.10\text{mm}$ .
4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

10.5. Package USON8 (3\*4mm)



Dimensions

Symbol		A	A1	c	b	D	D1	E	E1	e	L
Unit											
mm	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70	0.80	0.50
	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80		0.60
	Max	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90		0.70

Note:

- Both the package length and width do not include the mold flash.
- The exposed metal pad area on the bottom of the package is floating.
- Coplanarity  $\leq 0.08\text{mm}$ . Package edge tolerance  $\leq 0.10\text{mm}$ .
- The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

## 11. REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2016-08-30
1.1	Modify AC Characteristics: $t_{CLH}$ Min.4ns Change to 5ns. Modify AC Characteristics: $t_{CLL}$ Min.4ns Change to 5ns. Modify AC Characteristics: $t_{DVCH}$ Min. 2ns Change to 4ns. Modify AC Characteristics: $t_{CHDX}$ Min. 2ns Change to 4ns. Modify AC Characteristics: $t_{CLQV}$ Max.7ns Change to 8ns. Modify AC Characteristics: $t_{SE}$ Typ.45ms Change to 50ms. Max. 150/300ms Change to 250/500ms. Modify AC Characteristics: $t_{BE1}$ Typ.150ms Change to 200ms, Max. 300/700ms Change to 500/1200ms. Modify AC Characteristics: $t_{BE2}$ Typ.250ms Change to 400ms, Max. 500/800ms Change to 700/2000ms. Modify AC Characteristics: $t_{CE}$ Typ.2.5s Change to 3s, Max. 6.5s Change to 8s	P45 P45 P46 P46 P46 P46 P46 P46	2016-10-19
1.2	Modify SFDP	P41	2017-6-26
1.3	Modify Icc9 from 400-800uA to 0.6-1.2mA Modify tw max. value from 30ms to 40ms	P44 P46	2017-8-8
1.4	Modify the description of SOP8 and USON8 packages Add Packing Type: T or no mark: Tube Delete tRST_P and tRST_R Add tRST, of which the max. value is 30us Modify Icc2 max. value from 1uA to 4uA	P50, 51, 53, 54 P48 P46 P46 P45	2017-12-4

单击下面可查看定价，库存，交付和生命周期等信息

[>>GigaDevice\(兆易创新\)](#)