

DATASHEET



Contents

1	FE	FEATURES4						
2	GE	ENERAL DESCRIPTIONS	5					
3	ME	EMORY ORGANIZATION	11					
4		EVICE OPERATIONS						
•								
	4.1	SPI Mode						
	4.2	QPI Mode						
	4.3	RESET FUNCTION						
5	DA	ATA PROTECTION	14					
6	RE	EGISTERS	16					
	6.1	STATUS REGISTER	16					
	6.2	Flag Status Register	17					
	6.3	Extended Address Register	18					
7	INT	TERNAL CONFIGURATION REGISTER	19					
	7.1	Nonvolatile Configuration Register	19					
	7.2	Volatile Configuration Register						
	7.3	Supported Clock Frequencies						
	7.4	DATA SEQUENCE WRAPS BY DENSITY						
8	CO	DMMAND DESCRIPTIONS						
_								
	8.1	ENABLE 4-BYTE MODE (B7H)						
	8.2	DISABLE 4-BYTE MODE (E9H)						
	8.3	WRITE ENABLE (WREN) (06H)						
	8.4	WRITE DISABLE (WRDI) (04H)						
	8.5	WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H)						
	8.6	WRITE STATUS REGISTER (WRSR) (01H)						
	8.7	WRITE EXTENDED ADDRESS REGISTER (C5H)						
	8.8	WRITE NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B1H/81H)						
	8.9 8.10	READ STATUS REGISTER (05H)						
		·						
	8.11	READ NONVOLATILE/VOLATILE CONFIGURATION REGISTER (B5H/85H)						
	8.12 8.13	READ EXTENDED ADDRESS REGISTER (C8H)						
	8.13	READ DATA BYTES (USH/13H) READ DATA BYTES AT HIGHER SPEED (OBH/OCH)						
	8.14	Quad Output Fast Read (6BH/6CH)						
	8.16	QUAD I/O FAST READ (BBH/BCH)						
	8.17	Quad I/O DTR Read (EDH/EEH)	41					

12

GD25LB512ME

8.18	PAGE PROGRAM (PP) (02H/12H)	43
8.19	Quad Page Program (32H/34H)	44
8.20	EXTEND QUAD PAGE PROGRAM (C2H/3EH)	45
8.21	Sector Erase (SE) (20H/21H)	46
8.22	32KB BLOCK ERASE (BE) (52H/5CH)	47
8.23	64KB BLOCK ERASE (BE) (D8H/DCH)	48
8.24	CHIP ERASE (CE) (60/C7H)	48
8.25	ENABLE QPI (38H)	49
8.26	DISABLE QPI (FFH)	49
8.27	DEEP POWER-DOWN (DP) (B9H)	50
8.28	RELEASE FROM DEEP POWER-DOWN (ABH)	50
8.29	READ UNIQUE ID (4BH)	51
8.30	READ IDENTIFICATION (RDID) (9FH/9EH)	52
8.31	PROGRAM/ERASE SUSPEND (PES) (75H)	53
8.32	PROGRAM/ERASE RESUME (PER) (7AH)	54
8.33	Erase Security Registers (44H)	54
8.34	PROGRAM SECURITY REGISTERS (42H)	55
8.35	READ SECURITY REGISTERS (48H)	56
8.36	Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)	57
8.37	GLOBAL BLOCK/SECTOR LOCK (7EH) OR UNLOCK (98H)	59
8.38	ENABLE RESET (66H) AND RESET (99H)	60
8.39	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	60
9 El	LECTRICAL CHARACTERISTICS	62
9.1	Power-On Timing	62
9.2	Initial Delivery State	62
9.3	Absolute Maximum Ratings	62
9.4	CAPACITANCE MEASUREMENT CONDITIONS	63
9.5	DC Characteristics	64
9.6	AC Characteristics	66
10	ORDERING INFORMATION	72
10.1	VALID PART NUMBERS	73
11	PACKAGE INFORMATION	74
11.1	PACKAGE SOP16 300MIL	74
11.2		
11.3	• • •	
11.4		
		,

REVISION HISTORY......78

1 FEATURES

- 512M-bit Serial Flash
 - 64M-Byte
 - 256 Bytes per programmable page
- · Standard, Quad SPI, DTR,QPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3, RESET#
 - SPI DTR (Double Transfer Rate) Read
 - 3 or 4-Byte Address Mode
- High Speed Clock Frequency
 - 166MHz for fast read with 30PF load
 - Quad I/O Data transfer up to 664Mbits/s
 - QPI Mode Data transfer up to 664Mbits/s
 - DTR Quad I/O Data transfer up to 90MBytes/s
- Allows XIP(eXecute in Place)operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Advanced Sector Protection
 - Top or Bottom selection

- Fast Program/Erase Speed
 - Page Program time: 0.18ms typical
 - Sector Erase time: 30ms typical
 - Block Erase time: 0.1/0.2s typical
 - Chip Erase time: 100s typical
- Flexible Architecture
 - Sector of 4K-Byte
 - Block of 32/64K-Byte
 - Erase/Program Suspend/Resume
- Low Power Consumption
 - 20µA typical stand-by current
 - 4µA typical power-down current
- · Advanced Security Features
 - 128-bit Unique ID
 - 4K-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 - Full voltage range: 1.65~2.0V
- Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- Package Information
 - TFBGA-24ball (5x5 Ball Array)
 - SOP16 300mil
 - WSON8 (8x6mm)
 - WLCSP (3-2-3 Ball Array)



2 GENERAL DESCRIPTIONS

The GD25LB512ME (512M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Quad SPI and DTR mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3, and RESET#. The Quad I/O & Quad output data is transferred with speed of 83MBytes/s, and the DTR Quad I/O data is transferred with speed of 90MBytes/s.

CONNECTION DIAGRAM AND PIN DESCRIPTION

Figure 1 Connection Diagram for SOP16 package




Table 1 Pin Description for SOP16 package

Pin No.	Pin Name	I/O	Description
1	103	I/O	Data Input Output 3
2	VCC		Power Supply
3	RESET#	I	Reset Input
6/11/13	DNU		Do Not Use (It may connect to internal signal inside)
7	CS#	I	Chip Select Input
8	SO (IO1)	I/O	Data Output (Data Input Output 1)
9	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
10	VSS		Ground
15	SI (IO0)	I/O	Data Input (Data Input Output 0)
16	SCLK	I	Serial Clock Input

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU pin must be floating. It may connect to internal signal inside.
- 3. The NC pin is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. RESET# will remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be disabled if the system has physical connection to RESET#.

Figure 2 Connection Diagram for WSON8 package





Table 2 Pin Description for WSON8 package

Pin No.	Pin Name	1/0	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	IO3	I/O	Data Input Output 3
8	VCC		Power Supply

Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

Figure 3 Connection Diagram for TFBGA24 5x5 ball array package



24-BALL TFBGA (5x5 ball array)

Table 3 Ball Description for TFBGA24 5x5 ball array package

Pin No.	Pin Name	I/O	Description
A4	RESET#	I	Reset Input
A5/C3/C5	DNU		Do Not Use (It may connect to internal signal inside)
B2	SCLK	I	Serial Clock Input
B3/C1/E5	VSS		Ground
B4/D1/E4	VCC		Power Supply
C2	CS#	I	Chip Select Input
C4	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
D2	SO (IO1)	I/O	Data Output (Data Input Output 1)
D3	SI (IO0)	I/O	Data Input (Data Input Output 0)
D4	IO3	I/O	Data Input Output 3

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The DNU ball must be floating. It may connect to internal signal inside.
- 3. The NC ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 4. RESET# will remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be disabled if the system has physical connection to RESET#.
- 5. The device can work with only one group of VCC/VSS connected. Ball B4 must be connected to VCC and Ball B3 must be connected to VSS. The other two groups of VCC/VSS balls (Ball B4/C1/E4/E5) are optional. If Ball C1/D1/E4/E5 are not used, they must be left floating.

Figure 4 Connection Diagram for WLCSP (3-2-3 ball array) package

TOP VIEW (A1) (A2) NC NC (B1) (B2) NC NC (A3) NC (A9) NC A11) (A12) NC NC (B12) A13 NC B13 (A7) NC NC NC C3) (C11) NC (C7) NC (C9) D3) NC (D1) б13 NС NC ЙC (F3) NC (F5) NC (F7) (F9) F11) NC ЙĊ G5) RESET#(H6) (G3) NC (G1) (G9) (61) G13 (H8) NC NC VCC (17) CS# (111) (J6) VSS (J8) 103 (K7) SO(101) (L6) SI(100) (L8) NC NC (J7) CS# (J8) (J8) (K7) SO(101) (L6) SI(100) (L8) (M5) SCLK WP#(102) (M9) NC K3) NC (K1) (K13) NC (M3) NC NC (N5) NC (N3) (N9) (n1) P6) NC NC NC (Q3) NC (R1) C (S1) C (T1). (R5) NC (R7) (R9) (R1) R13 NC (513) NC (T13) NC NC S2) NC T2) NC T3) NC (T5) NC (T7) (T9) T11) T12 NC NC NC

WLCSP


Table 4 Ball Description for WLCSP (3-2-3 ball array) package

Pin No.	Pin Name	I/O	Description
G5	RESET#	I	Reset Input
H6	VCC		Power Supply
J6	IO3	I/O	Data Input Output3
L6	SCLK	I	Serial Clock Input
17	VSS		Ground
K7	SI(IO0)	I/O	Data Input(Data Input Output0)
H8	CS#	I	Chip Select Input
J8	SO(IO1)	I/O	Data Output(Data Input Output 1)
L8	WP#/IO2	I/O	Write Protect Input (Data Input Output 2)
Multiple	NC		No Connection

Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





3 MEMORY ORGANIZATION

GD25LB512ME

Each device has	Each block has	Each sector has	Each page has	
64M	64/32K	4K	256	Bytes
256K	256/128	16	-	pages
16K	16/8	-	-	sectors
1K/2K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LB512ME 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	16383	3FFF000H	3FFFFFFH
1023			
	16368	3FF0000H	3FF0FFFH
	16367	3FEF000H	3FEFFFFH
1022			
	16352	3FE0000H	3FE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH



4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD25LB512ME features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Quad SPI

The GD25LB512ME supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH/6CH, EBH/ECH, 32H/34H, C2H/3EH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IOO and IO1.

DTR Quad SPI

The GD25LB512ME supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" (EDH/EEH) command. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

4.2 QPI Mode

The GD25LB512ME supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Reset (99H)" command, the default state of the device is Standard/Quad SPI mode.

4.3 RESET Function


The RESET# pin allows the device to be reset by the control.

The RESET# pin goes low for a minimum period of tRLRH will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.



Figure 5 RESET Condition





5 DATA PROTECTION

The GD25LB512ME provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - Power-Up/ Software reset (66H+99H)
 - Write Disable (WRDI)
 - Write Status Register (WRSR)
 - Write Extended Address Register (WEAR)
 - Write Nonvolatile Configuration Register (WNVCR)
 - Write Volatile Configuration Register (WVCR)
 - Page Program (PP)
 - Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - Erase Security Registers / Program Security Registers
- ♦ Software Protection Mode:
 - -The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but cannot be changed.
 - Individual Block Protection bit provides the protection selection of each individual block.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0 bit.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

Table 5. GD25LB512ME Protected area size

	Status I	Register	Conter	nt		Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion	
Х	0	0	0	0	NONE	NONE	NONE	NONE	
0	0	0	0	1	1023	03FF0000h-03FFFFFFh	64KB	Upper 1/1024	
0	0	0	1	0	1022 to 1023	03FE0000h-03FFFFFFh	128KB	Upper 1/512	
0	0	0	1	1	1020 to 1023	03FC0000h-03FFFFFh	256KB	Upper 1/256	
0	0	1	0	0	1016 to 1023	03F80000h-03FFFFFFh	512KB	Upper 1/128	
0	0	1	0	1	1008 to 1023	03F00000h-03FFFFFh	1MB	Upper 1/64	
0	0	1	1	0	992 to 1023	03E00000h-03FFFFFh	2MB	Upper 1/32	
0	0	1	1	1	960 to 1023	03C00000h-03FFFFFh	4MB	Upper 1/16	
0	1	0	0	0	896 to 1023	03800000h-03FFFFFh	8MB	Upper 1/8	
0	1	0	0	1	768 to 1023	03000000h-03FFFFFh	16MB	Upper 1/4	
0	1	0	1	0	512 to 1023	02000000h-03FFFFFh	32MB	Upper 1/2	
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/1024	
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/512	
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/256	
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/128	
1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/64	
1	0	1	1	0	0 to 31	00000000h-001FFFFh	2MB	Lower 1/32	



1	0	1	1	1	0 to 63	00000000h-003FFFFh	4MB	Lower 1/16
1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/8
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/4
1	1	0	1	0	0 to 511	00000000h-01FFFFFh	32MB	Lower 1/2
Х	1	1	Х	Х	ALL	00000000h-03FFFFFh	64MB	ALL
Х	1	0	1	1	ALL	00000000h-03FFFFFh	64MB	ALL

Table 6. GD25LB512ME Individual Block Protection (WPS=0)

Block	Sector	Address range		Individual Block Lock Operation
	16383	03FF F000h	03FF FFFFh	1024 Blocks
1023				Block Lock: 36H+Address
	16368	03FF 0000h	03FF 0FFFh	Block Unlock: 39H+Address
1022	16352~16367	03FE 0000h	03FE FFFFh	Read Block Lock: 3DH+Address
				Global Block Lock: 7EH
				Global Block Unlock: 98H
1	16~31	0001 0000h	0001 FFFFh	
	15	0000 F000h	0000 FFFFh	
0				
	0	0000 0000h	0000 0FFFh	

Notes:

- 1. Protection configuration: This bit is used to select which Write Protect scheme should be used.
- 2. Individual Block Protection bits are volatile lock bits. Each volatile bit corresponds to and provides volatile protection for an individual memory sector, which is locked temporarily (protection is cleared when the device is reset or powered down).
- 3. The first and last sectors will have volatile protections at the 4KB sector level. Each 4KB sector in these sectors can be individually locked by volatile lock bits setting.



6 REGISTERS

6.1 Status Register

Table 7. Status Register

No.	Bit Name	Description	Note
S7	SRP0	Status Register Protection	Non-volatile writable
S6	BP4	Block Protect Bits	Non-volatile writable
S5	BP3	Block Protect Bits	Non-volatile writable
S4	BP2	Block Protect Bits	Non-volatile writable
S3	BP1	Block Protect Bits	Non-volatile writable
S2	BP0	Block Protect Bits	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register or configuration register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register or configuration register progress, when WIP bit sets 0, means the device is not in program/erase/write status register or configuration register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP3, BP2, BP1, and BP0) bits are set to 1, the relevant memory area becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed only if none sector or block is protected.

SRP0 bit

The Status Register Protect SRP0 bit are non-volatile Read/Write bits in the status register. The SRP0 bit in conjunction with SRP1 bit (Reference Configuration Register) control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	WP#	Status Register	Description
Х	0	Х	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1. (Default)





0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a Write Enable command, WEL=1.
1	1	Х	One Time Program ⁽¹⁾	Status Register is permanently protected and cannot be written to.

NOTE:

6.2 Flag Status Register

Table 8. Flag Status Register

No.	Bit Name	Description	Note
FS7	RY/BY#	Ready/Busy#	Volatile, read only
FS6	SUS1	Erase Suspend	Volatile, read only
FS5	EE	Erase Error bit	Volatile, read only
FS4	PE	Program Error bit	Volatile, read only
FS3	Reserved	Reserved	Volatile, read only
FS2	SUS2	Program Suspend	Volatile, read only
FS1	PTE	Protection Error bit	Volatile, read only
FS0	ADS	Current Address Mode	Volatile, read only

The status and control bits of the Flag Status Register are as follows:

ADS bit

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

PTE bit

The PTE bit is a read only bit that indicates a program or erase failure. Indicates whether an ERASE or PROGRAM operation has attempted to modify the protected array sector, or whether a PROGRAM operation has attempted to access the locked OTP space. PTE is cleared to "0" after program or erase operation resumes.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bit in the Flag Status Register (FS6 and FS2) that are set to 1 after executing an Erase/Program Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

PE bit

The Program Error (PE) bit is a read only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes

^{1.} This feature is available on special order. Please contact GigaDevice for details.



EE bit

The Erase Error (EE) bit is a read only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes

RY/BY# bit

The RY/BY# bit is a read only bit that indicates Program or Erase Status bit. Indicates whether one of the following command cycles is in progress: WRITE STATUS REGISTER, WRITE NONVOLATILE CONFIGURATION REGISTER, PROGRAM, or ERASE.

6.3 Extended Address Register

Table 9 Extended Address Register

No.	Name	Description	Note
EA7	Reserved	Reserved	Reserved
EA6	Reserved	Reserved	Reserved
EA5	Reserved	Reserved	Reserved
EA4	Reserved	Reserved	Reserved
EA3	Reserved	Reserved	Reserved
EA2	Reserved	Reserved	Reserved
EA1	A25	Address bit	Volatile writable
EA0	A24	Address bit	Volatile writable

The extended address register is only used when the address mode is 3-Byte mode, as to set the higher address. The default value of the address bit is "0".

For the read operation, the whole array can be continually read out with one command. Data output starts from the selected 128Mb, and it can cross the boundary. When the last Byte of the segment is reached, the next Byte (in a continuous reading) is the first Byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.


The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

A24, A25 bits

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode (ADS=0), which is volatile writable by C5H command.

If Configuration Register Byte <5> set to FEH, or an "Enter 4-Byte Address Mode (B7H)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.


A25, A24	Address Range
00	0000 0000h-00FF FFFFh
01	0100 0000h-01FF FFFFh
10	0200 0000h-02FF FFFFh
11	0300 0000h-03FF FFFFh



7 INTERNAL CONFIGURATION REGISTER

The memory configuration is set by an internal configuration register that is not directly accessible to users. The user can change the default configuration at power up by using the WRITE NONVOLATILE CONFIGURATION REGISTER. Information from the nonvolatile configuration register overwrites the internal configuration register during power on or after a reset.

The user can change the configuration during device operation using the WRITE VOLATILE CONFIGURATION REGISTER command. Information from the volatile configuration registers overwrite the internal configuration register immediately after the WRITE command completes.



7.1 Nonvolatile Configuration Register

Nonvolatile Configuration Register bits set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ NONVOLATILE CONFIGURATION REGISTER and the WRITE NONVOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme, but only the LSB is used to access different register settings, thereby providing up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Addr. Settings bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Description Initiation Dummy According to 0 0 0 0 0 0 0 0 Specific Command 0 0 0 0 0 0 1 1 3 Dummy Dummy cycle 0 0 0 0 0 0 0 1 4 Dummy <1> configuration(1-7) 05~1D: 5~29 Dummy 0 0 0 1 1 30 Dummy 1 n Others Reserved

Table 10 Nonvolatile Configuration Register



					х	х	х			Security Registers Unlocked
		Х	Х	Х				Х	0	(Default)
	OTD " "	х	х	х	х	х	х	х	1	Security Registers Locked
<2>	OTP configuration	х	х	х	0	х	х	х	х	SRP1 Unlocked (Default)
		х	х	х	1	х	х	х	х	SRP1 Locked
		Othe	rs	•	•	•	•	•	•	Reserved
		1	1	1	1	1	1	1	1	50 Ohm (Default)
	Duis son Otronometh	1	1	1	1	1	1	1	0	35 Ohm
<3>	Driver Strength	1	1	1	1	1	1	0	1	25 Ohm
	configuration	1	1	1	1	1	1	0	0	18 Ohm
		Othe	rs					•		Reserved
		х	х	1	1	х	х	Х	Х	ODT Disabled (Default)
	On Die Termination	Х	х	1	0	х	х	Х	Х	150 Ohm ODT
		х	х	0	1	х	х	х	х	100 Ohm ODT
		х	х	0	0	х	х	х	х	50 Ohm ODT
<4>	DLP configuration	х	х	х	х	1	х	х	х	DLP Disabled (Default)
		х	х	х	х	0	х	х	х	DLP Enabled
	Protection	х	х	х	х	х	1	х	х	BP Protection (Default)
	configuration	х	х	х	х	х	0	х	х	WPS Protection (8)
		Othe	rs					Reserved		
	Payand 120Mb	1	1	1	1	1	1	1	1	3-Byte Address (Default)
<5>	Beyond 128Mb addr. configuration	1	1	1	1	1	1	1	0	4-Byte Address
	addi. comiguration	Others								Reserved
		1	1	1	1	1	1	1	1	XIP Disabled (Default)
<6>	XIP configuration ⁽⁸⁾	1	1	1	1	1	1	1	0	XIP Enabled
		Others							Reserved	
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)
	Wron	1	1	1	1	1	1	1	0	64-Byte Wrap
<7>	Wrap configuration ⁽⁹⁾	1	1	1	1	1	1	0	1	32-Byte Wrap
	Comiguration	1	1	1	1	1	1	0	0	16-Byte Wrap
		Othe	rs							Reserved

Notes:

- 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
- 2. 03H/13H: SPI 0 dummy; QPI N/A
- 3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy.
- 4. 3DH: SPI 0 dummy; QPI 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8 dummy; QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.



7.2 Volatile Configuration Register

Volatile Configuration Register bits temporarily set the device configuration after power-up or reset. All bits are erased (FFh) unless stated otherwise. This register is read from and written to using the READ VOLATILE CONFIGURATION REGISTER and the WRITE VOLATILE CONFIGURATION REGISTER commands, respectively. The commands use the main array address scheme; however, only the LSB is used to access different register settings to provide up to 256 Bytes of registers (See the table below for the details). A WRITE command to a reserved address will set the device to the default status of the corresponding Byte.

Table 11 Volatile Configuration Register

Addr.	Settings	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Description	
		0	0	0	0	0	0	0	0	Initiation Dummy According to Specific Command	
		0	0	0	0	0	0	1	1	3 Dummy	
<1>	Dummy cycle	0	0	0	0	0	1	0	0	4 Dummy	
	configuration(1-7)									05~1D: 5~29 Dummy	
		0	0	0	1	1	1	1	0	30 Dummy	
		Other	'S					•		Reserved	
<2>	Reserved	х	х	х	х	х	х	х	х	Reserved	
		1	1	1	1	1	1	1	1	50 Ohm (Default)	
<3>	Duis con Cánon anth	1	1	1	1	1	1	1	0	35 Ohm	
	Driver Strength	1	1	1	1	1	1	0	1	25 Ohm	
	configuration	1	1	1	1	1	1	0	0	18 Ohm	
		Other	'S							Reserved	
	On Die Termination	х	х	1	1	х	х	х	х	ODT Disabled (Default)	
		Х	х	1	0	х	х	х	х	150 Ohm ODT	
		х	х	0	1	х	х	х	х	100 Ohm ODT	
		Х	х	0	0	х	х	х	х	50 Ohm ODT	
<4>	DI D configuration	х	х	х	х	1	х	х	х	DLP Disabled (Default)	
	DLP configuration	Х	х	х	х	0	х	х	х	DLP Enabled	
	Protection	х	х	х	х	х	1	х	х	BP Protection (Default)	
	configuration	Х	х	х	х	х	0	х	х	WPS Protection ⁽⁸⁾	
		Others								Reserved	
	Dayand 120Mb	1	1	1	1	1	1	1	1	3-Byte Address (Default)	
<5>	Beyond 128Mb addr. configuration	1	1	1	1	1	1	1	0	4-Byte Address	
	addi. comiguration	Others								Reserved	
		1	1	1	1	1	1	1	1	XIP Disabled (Default)	
<6>	XIP configuration ⁽⁸⁾	1	1	1	1	1	1	1	0	XIP Enabled	
		Other	's							Reserved	
		1	1	1	1	1	1	1	1	Wrap Disabled (Default)	
ر75	Wrap	1	1	1	1	1	1	1	0	64-Byte Wrap	
<7>	configuration ⁽⁹⁾	1	1	1	1	1	1	0	1	32-Byte Wrap	
		1	1	1	1	1	1	0	0	16-Byte Wrap	



Others Reserved


Notes:

- 1. The number of cycles must be set to accord with the clock frequency, which varies by the type of FAST READ command (See Supported Clock Frequencies table). Insufficient dummy clock cycles for the operating frequency causes the memory to read incorrect data.
- 2. 03H/13H: SPI 0 dummy; QPI N/A
- 3. 05H/70H/9EH/9FH: SPI&QPI 0 dummy.
- 4. 3DH: SPI 0 dummy; QPI 8 dummy.
- 5. 4BH/5AH/B5H/85H: SPI&QPI 8 dummy.
- 6. 0BH/0CH/6BH/6CH/48H: SPI 8 dummy; QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 7. EBH/ECH/EDH/EEH: SPI&QPI dummy follow CONFIGURATION REGISTER<1> (initiation = 6 dummy)
- 8. When WPS protection is enabled, the entire memory array is being protected after Power-up or Reset.
- 9. Only Quad I/O (EBH and ECH) and DTR Quad I/O fast read (EDH and EEH) support wrap read and XIP operation.

DLP bit


The DLP bit is Data Learning Pattern Enable bit, which is writable by B1/81H command. For Quad output, Quad I/O and Quad I/O DTR Fast Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=1, from the third dummy clocks, the flash will output "00110100" Data Learning Pattern sequence on each of the I/O or 4 I/O pins until data output. If the dummy clock is not enough for the output of the whole Data Learning Pattern, the last several bit of the Data Learning Pattern would be cut-off. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=0 will disable the Data Learning Pattern output.

Figure 6. Data Learning Pattern Sequence Diagram (STR, Dummy Clock ≥ 10)



Note: 12 dummy cycle example

Figure 7. Data Learning Pattern Sequence Diagram (STR, Dummy Clock < 10)




Note: 8 dummy cycle example

Figure 8. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock ≥ 6)

Note: 7 dummy cycle example

Figure 9. Data Learning Pattern Sequence Diagram (DTR, Dummy Clock < 6)



Note: 5 dummy cycle example

7.3 Supported Clock Frequencies

Table 12 Clock Frequencies

Number of Dummy	Quad Output Fast Read	Quad I/O Fast Read	DTR Quad I/O Fast Read		
Clock Cycle	(6BH/6CH)	(EBH/ECH)	(EDH/EEH)		
4	66	40	40		
6	104	84	84		
8	133	104	84		
10 and above	166	133	90		

Note:

7.4 Data Sequence Wraps by Density

Table 13 Sequence of Bytes during Wrap

Starting Address	16-Byte Wrap	32-Byte Wrap	64-Byte Wrap
0	0-1-215-0-1	0-1-231-0-1	0-1-263-0-1
1	1-215-0-1-2	1-231-0-1-2	1-263-0-1-2
15	15-0-1-2-315-0-1	15-16-1731-0-1	15-16-1763-0-1

^{1.} Values are guaranteed by characterization and not 100% tested in production



31	-	31-0-1-2-331-0-1	31-32-3363-0-1
63	-	-	63-0-163-0-1



8 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table 14 Commands (Standard/DTR Quad SPI)

		Standa	rd SPI		Data Bytes
Command name	Code	Command- Address-Data	Dummy Clock Cycles	Address Bytes	
Software Reset Operations			1		
Reset Enable	66h	1-0-0	0	0	0
Reset Memory	99h	1-0-0	0	0	0
Read ID Operations					
Read ID	9E/9Fh	1-0-(1)	0	0	1 to ∞
Read Serial Flash Discovery Parameter	5Ah	1-1-(1)	8	3	1 to ∞
Read Unique ID	4Bh	1-1-(1)	8	3(4)	1 to ∞
Read Memory Operations	•		•		
Read	03h	1-1-(1)	0	3(4)	1 to ∞
Fast Read	0Bh	1-1-(1)	8	3(4)	1 to ∞
Quad Output Fast Read	6Bh	1-1-(4)	8	3(4)	1 to ∞
Quad I/O Fast Read	EBh	1-4-(4)	6	3(4)	1 to ∞
DTR Quad I/O Fast Read	EDh	1-4d-(4d)	6	3(4)	1 to ∞
Read Memory Operations v	vith 4-Byte A	Address			
4-Byte Read	13h	1-1-(1)	0	4	1 to ∞
4-Byte Fast Read	0Ch	1-1-(1)	8	4	1 to ∞
4-Byte Quad Output Fast Read	6Ch	1-1-(4)	8	4	1 to ∞
4-Byte Quad I/O Fast Read	ECh	1-4-(4)	6	4	1 to ∞



0 0 0	1 to ∞ 0 0
0	
0	
0	
	0
0	1 to ∞
	1 to ∞
<u> </u>	
3(4)	1
3(4)	1
	†
0	1 to ∞
0	1
- (-)	
3(4)	1
2(1)	
3(4)	1
0	1
3(4)	1 to 256
3(4)	1 to 256
0/4)	4.4- 050
3(4)	1 to 256
	•
4	1 to 256
	1 to 256
4	1 10 256
4	1 to 256
3(4)	0
3(4)	0
3(4)	0
0	0
	•
4	0
4	0
	0 0 3(4) 3(4) 0 0 3(4) 3(4) 3(4) 3(4) 4 4 4 4 4 4 4 4 4




4-Byte 64KB Block Erase	DCh	1-1-0	0	4	0	
Suspend/Resume Operatio	ns					
Program/Erase Suspend	75h	1-0-0	0	0	0	
Program/Erase Resume	7Ah	1-0-0	0	0	0	
One-Time Programmable (OTP) Opera	tions				
Read OTP Array	48h	1-1-(1)	8	3(4)	1 to ∞	
Program OTP Array	42h	1-1-1	0	3(4)	1 to 256	
Erase OTP Array	44h	1-1-0	0	3(4)	0	
QPI Mode Operation						
Enable QPI	38h	1-0-0	0	0	0	
4-Byte Address Mode Oper	ations					
Enter 4-Byte Address	B7h	1-0-0 0	0	0	0	
Mode	D/II		U			
Exit 4-Byte Address Mode	E9h	1-0-0	0	0	0	
Deep Power-Down Operation	ons					
Enter Deep Power Down	B9h	1-0-0	0	0	0	
Release From Deep Power	ABh	1-0-0	0	0	0	
Down	ADII	1-0-0	0	0	U	
Advanced Sector Protection	n Operation	ıs				
Individual Sector Lock	36h	1-1-0	0	3(4)	0	
Individual Sector Unlock	39h	1-1-0	0	3(4)	0	
Read Sector Lock	3Dh	1-1-(1)	0	3(4)	1	
Global Sector Lock	7Eh	1-0-0	0	0	0	
Global Sector Unlock	98h	1-0-0	0	0	0	

Table 15 Commands (QPI)

O	0-4-	Command-	Dummy Clock	Address	Data
Command name	Code	Address-Data	Cycles	Bytes	Bytes
Software Reset Operations					
Reset Enable	66h	4-0-0	0	0	0
Reset Memory	99h	4-0-0	0	0	0
Read ID Operations			•		
Read ID	9E/9Fh	4-0-(4)	0	0	1 to ∞
Read Unique ID	4Bh	4-4-(4)	8	3(4)	1 to ∞
Read Serial Flash Discovery	ΕΛh	4.4.(4)	0	2	1 to ∞
Parameter	5Ah	4-4-(4)	8	3	1 to ∞
Read Memory Operations			•		
Fast Read	0Bh	4-4-(4)	6	3(4)	1 to ∞
Quad Output Fast Read	6Bh	4-4-(4)	6	3(4)	1 to ∞
Quad I/O Fast Read	EBh	4-4-(4)	6	3(4)	1 to ∞
DTR Quad I/O Fast Read	EDh	4-4d-(4d)	6	3(4)	1 to ∞
Read Memory Operations with 4	l-Byte Address		•	•	



,		_		
0Ch	4-4-(4)	6	4	1 to ∞
6Ch	4-4-(4)	6	4	1 to ∞
ECh	4-4-(4)	6	4	1 to ∞
EEh	4-4d-(4d)	6	4	1 to ∞
06h	4-0-0	0	0	0
04h	4-0-0	0	0	0
50h	4-0-0	0	0	0
05h	4-0-(4)	0	0	1 to ∞
70h	4-0-(4)	0	0	1 to ∞
DEL	4.4.(4)	0	0/4)	4
Bon	4-4-(4)	8	3(4)	1
0.5%	4.4.(4)	0	2/4)	4
0011	4-4-(4)	0	3(4)	1
C8h	4-0-(4)	0	0	1 to ∞
FFh	4-0-0	0	0	0
01h	4-0-4	0	0	1
D4h	4.4.4	0	2/4)	4
DIII	4-4-4	U	3(4)	1
01h	4.4.4	0	2(4)	1
0111	4-4-4	U	3(4)	I
C5h	4-0-4	0	0	1
02h	4-4-4	0	3(4)	1 to 256
32h	4-4-4	0	3(4)	1 to 256
C2h	4-4-4	0	3(4)	1 to 256
ldress			1	
12h	4-4-4	0	4	1 to 256
34h	4-4-4	0	4	1 to 256
051		_	_	4. 050
3En	4-4-4	0	4	1 to 256
20h	4-4-0	0	3(4)	0
52h	4-4-0	0	3(4)	0
D8h	4-4-0	0	3(4)	0
C7h/60h	4-0-0	0	0	0
ess		•	•	•
21h	4-4-0	0	4	0
5Ch	4-4-0	0	4	0
	6Ch ECh EEh 06h 04h 50h 05h 70h B5h 85h C8h FFh 01h B1h 81h C5h 02h 32h C2h Idress 12h 34h 3Eh 20h 52h D8h C7h/60h	6Ch 4-4-(4) ECh 4-4-(4) EEh 4-4-(4) EEh 4-4-(4) 06h 4-0-0 04h 4-0-0 50h 4-0-0 05h 4-0-(4) 70h 4-0-(4) 85h 4-4-(4) C8h 4-0-(4) FFh 4-0-0 01h 4-0-4 B1h 4-4-4 81h 4-4-4 C5h 4-0-4 10ch 4-4-4 32h 4-4-4 C2h 4-4-4 34h 4-4-4 35h 4-4-4 20h 4-4-0 52h 4-4-0 D8h 4-4-0 C7h/60h 4-0-0 ess 21h 4-4-0	6Ch 4-4-(4) 6 ECh 4-4-(4) 6 ECh 4-4-(4) 6 EEh 4-4d-(4d) 6 O6h 4-0-0 0 O4h 4-0-0 0 O5h 4-0-0 0 O5h 4-0-(4) 0 B5h 4-4-(4) 8 C8h 4-0-(4) 0 FFh 4-0-0 0 O1h 4-0-4 0 B1h 4-4-4 0 C5h 4-0-4 0 O2h 4-4-4 0 C2h 4-4-4 0 Sdress 12h 4-4-4 0 D8h 4-4-0 0 C7h/60h 4-0-0 0 O2h 4-4-0	6Ch 4-4-(4) 6 4 ECh 4-4-(4) 6 4 ECh 4-4-(4) 6 4 EEh 4-4-(4) 6 4 EEh 4-4-(4d) 6 4 06h 4-0-0 0 0 0 04h 4-0-0 0 0 0 50h 4-0-0 0 0 05h 4-0-(4) 0 0 85h 4-0-(4) 0 0 B5h 4-4-(4) 8 3(4) 85h 4-4-(4) 8 3(4) C8h 4-0-(4) 0 0 01h 4-0-4 0 0 B1h 4-4-4 0 3(4) C5h 4-0-4 0 0 02h 4-4-4 0 3(4) C2h 4-4-4 0 3(4) Idress 12h 4-4-4 0 4 20h 4-4-4 0 4 3Eh 4-4-4 0 4 20h 4-4-0 0 3(4) ECh 4-0 0 3(4) ECh 4-0 0 3(4) ECh 4-0 0 3(4) ECh 4-1-0 0 0 3(4) ECh 4-1-0 0 0 0 0 ESS ECH 4-1-0 0 0 0 0 ECH 4-1-0 0 0 ECH 4-1-0 0 0 ECH 4-1-0 0 0 ECH 4-1-0 0 0 ECH 4-1-0 0 0 ECH



4-Byte 64KB Block Erase	DCh	4-4-0	0	4	0
Suspend/Resume Operations	•				
Program/Erase Suspend	75h	4-0-0	0	0	0
Program/Erase Resume	7Ah	4-0-0	0	0	0
One-Time Programmable (OTP) Op	erations				
Read OTP Array	48h	4-4-(4)	6	3(4)	1 to ∞
Program OTP Array	42h	4-4-4	0	3(4)	1 to 256
Erase OTP Array	44h	4-4-0	0	3(4)	0
4-ByteAddress Mode Operations	•				
Enter 4-Byte Address Mode	B7h	4-0-0	0	0	0
Exit 4-Byte Address Mode	E9h	4-0-0	0	0	0
Deep Power-Down Operations	•				
Enter Deep Power Down	B9h	4-0-0	0	0	0
Release From Deep Power Down	ABh	4-0-0	0	0	0
Advanced Sector Protection Opera	tions				
Individual Sector Lock	36h	4-4-0	0	3(4)	0
Individual Sector Unlock	39h	4-4-0	0	3(4)	0
Read Sector Lock	3Dh	4-4-(4)	8	3(4)	1
Global Sector Lock	7Eh	4-0-0	0	0	0
Global Sector Unlock	98h	4-0-0	0	0	0

Table of ID Definitions

GD25LB512ME

Operation Code	M7-M0	ID23-ID16	ID15-ID8	ID7-ID0
9E/9FH	C8	67	1A	FF



8.1 Enable 4-Byte Mode (B7H)

The Enable 4-Byte Mode command enables accessing the address length of 32-bit for the memory area of the higher density (larger than 128Mb). After sending the Enable 4-Byte Mode command, the ADS bit (FS0) will be set to 1 to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit.

Figure 10 Enable 4-Byte Mode Sequence Diagram (SPI)





Figure 11 Enable 4-Byte Mode Sequence Diagram (QPI)



8.2 Disable 4-Byte Mode (E9H)

The Disable 4-Byte Mode command is executed to exit the 4-Byte address mode and enter the 3-Byte address mode. After sending the Disable 4-Byte Mode command, the ADS bit (FS0) will be clear to be 0 to indicate the 4-Byte address mode has been disabled, and then the address length will return to 24-bit.

Figure 12 Disable 4-Byte Mode Sequence Diagram (SPI)





Figure 13 Disable 4-Byte Mode Sequence Diagram (QPI)





8.3 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 14 Write Enable Sequence Diagram (SPI)





Figure 15 Write Enable Sequence Diagram (QPI)



8.4 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Write Extended Address Register (WEAR), Write Nonvolatile/Volatile configure register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 16 Write Disable Sequence Diagram (SPI)





Figure 17 Write Disable Sequence Diagram (QPI)





8.5 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.


CS#

O 1 2 3 4 5 6 7

SCLK Command Command High-Z

Figure 18 Write Enable for Volatile Status Register Sequence Diagram (SPI)

Figure 19 Write Enable for Volatile Status Register Sequence Diagram (QPI)



8.6 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

CS# must be driven high after the eighth of the data Byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tW) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP0) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

Figure 20 Write Status Register Sequence Diagram (SPI)





Figure 21 Write Status Register Sequence Diagram (QPI)



8.7 Write Extended Address Register (C5H)

The Extended Address Register is a volatile register that stores the 4th Byte address (A31-A24) when the device is operating in the 3-Byte Address Mode (ADS=0). To write the Extended Address Register bits, a Write Enable (06h) instruction must previously have been executed for the device to accept the Write Extended Address Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "C5H", and then writing the Extended Address Register data Byte.

Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

The Extended Address Bit is only effective when the device is in the 3-Byte Address Mode. When the device operates in the 4-Byte Address Mode (ADS=1), any command with address input of A31-A24 will replace the Extended Address Register values. It is recommended to check and update the Extended Address Register if necessary when the device is switched from 4-Byte to 3-Byte Address Mode.

Figure 22 Write Extended Address Register Sequence Diagram (SPI)






Figure 23 Write Extended Address Register Sequence Diagram (QPI)



8.8 Write Nonvolatile/Volatile Configuration Register (B1H/81H)


The Write Nonvolatile/Volatile Configuration Register command allows new values to be written to the Nonvolatile/Volatile Configuration Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL). CS# must be driven high after the data Byte has been latched in. If not, the Write Configuration Register command is not executed. As soon as CS# is driven high, the self-timed Write Configuration Register cycle (whose duration is tW for B1H) is initiated. The Write In Progress (WIP) bit is 1 during the self-timed Write Configuration Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

Figure 24 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 25 Write Nonvolatile/Volatile Configuration Register Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.9 Read Status Register (05H)

The Read Status Register command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~SO. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

Figure 26 Read Status Register Sequence Diagram (SPI)




Figure 27 Read Status Register Sequence Diagram (QPI, f_{SCLK}≤104MHz)





Figure 28 Read Status Register Sequence Diagram (QPI, fsclk > 104MHz)



8.10 Read Flag Status Register (70H)

The Read Flag Status Register command is for reading the Flag Status Register. The Flag Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is also possible to read the Flag Status Register continuously. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

Figure 29 Read Flag Status Register Sequence Diagram (SPI)




Figure 30 Read Flag Status Register Sequence Diagram (QPI, f_{SCLK}≤104MHz)





Figure 31 Read Flag Status Register Sequence Diagram (QPI, f_{SCLK} > 104MHz)




8.11 Read Nonvolatile/Volatile Configuration Register (B5H/85H)

The Read Nonvolatile/Volatile Configuration Register command is for reading the Nonvolatile/Volatile Configuration Registers. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the Configuration Register, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. Read Nonvolatile/Volatile Configuration Register command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 32 Read Configuration Registers Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 33 Read Configuration Registers Sequence (QPI)



8.12 Read Extended Address Register (C8H)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8H" into the SI pin on the rising edge of SCLK. The Extended Address Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

When the device is in the 4-Byte Address Mode, the value of the address bits is ignored.

Figure 34 Read Extended Address Register Sequence Diagram (SPI)




Figure 35 Read Extended Address Register Sequence Diagram (QPI, fsclk≤104MHz)





Figure 36 Read Extended Address Register Sequence Diagram (QPI, f_{SCLK} > 104MHz)





8.13 Read Data Bytes (03H/13H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fR, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 37 Read Data Bytes Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.14 Read Data Bytes at Higher Speed (0BH/0CH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 38 Read Data Bytes at Higher Speed Sequence Diagram (SPI)

CS# 0 2 3 5 13 14 15 **SCLK** Command→ Address Byte 2 IO[3:0] 0BH Addr. Addr. Addr.XAddr.XAddr. Addr Data out Data out

Figure 39 Read Data Bytes at Higher Speed Sequence Diagram (QPI)

8.15 Quad Output Fast Read (6BH/6CH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) or a 4-Byte address (A31-A0) and dummy clocks, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 40 Quad Output Fast Read Sequence Diagram (SPI)




Figure 41 Quad Output Fast Read Sequence Diagram (QPI)

8.16 Quad I/O Fast Read (EBH/ECH)

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-Byte address (A23-0) or a 4-Byte address (A31-A0) and a "Continuous Read Mode" Byte and dummy clocks. 4-bit per clock is transferred by IO0, IO1, IO2, IO3, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0) or 4-Byte address (A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH/ECH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A Reset command can be used to reset (M5-4) before issuing normal command. The only way to quit the Quad I/O Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).





Figure 42 Quad I/O Fast Read Sequence Diagram (SPI, M5-4≠ (1, 0))

CS# 0 2 7 9 10 13 14 15 8 **SCLK** Command→ Byte 2 IO[3:0] **EBH** Addr. M7-4) (M3-0 Data out Data out

Figure 43 Quad I/O Fast Read Sequence Diagram (QPI, M5-4≠ (1, 0))

Figure 44 Quad I/O Fast Read Sequence Diagram (QPI, M5-4= (1, 0))



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EBH/ECH. The data being accessed can be limited to either a 16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

8.17 Quad I/O DTR Read (EDH/EEH)

The Quad I/O DTR Read instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address Byte can be at any location. The address is automatically increased to the next higher address after each Byte data is shifted out, so the whole memory can be read out at a single Quad I/O DTR Read command. The address counter rolls over to 0 when the highest address has been reached.

While Program/Erase/Write Status Register cycle is in progress, Quad I/O DTR Read command is rejected without any impact on the Program/Erase/Write Status Register current cycle.

CS#

0 1 2 3 4 5 6 7 8 9 10 11 16 17 18

SCLK

Command

Command

FDummy

FDUmmy

FOUND

Figure 45. DTR Quad I/O Fast Read Sequence Diagram (SPI, M5-4 ≠ (1, 0))

CS# 0 2 3 5 6 10 11 12 **SCLK** ►IByte 1IByte 2I Command→ Byte n Data IO[3:0] / **EDH** Data out

Figure 46. DTR Quad I/O Fast Read Sequence Diagram (QPI, M5-4 ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDH/EEH command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDH/EEH command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

CS#

0 1 2 3 4 5 8 9 10

SCLK

Address

Address

Data
Out

Data
Out


Data out

Figure 47. DTR Quad I/O Fast Read Sequence Diagram (M5-4 = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Quad I/O DTR Fast Read with "16/32/64-Byte Wrap Around"

The Quad I/O DTR Fast Read command can be used to access a specific portion within a page by issuing Wrap configuration register Byte prior to EDH/EEH. The data being accessed can be limited to either a 16/32/64-Byte section of



a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (16/32/64-Byte) of data without issuing multiple read commands.

8.18 Page Program (PP) (02H/12H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three or four address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 48 Page Program Sequence Diagram (SPI)




Figure 49 Page Program Sequence Diagram (QPI)

8.19 Quad Page Program (32H/34H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H/34H), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 50 Quad Page Program Sequence Diagram (SPI)

CS# 517 0 8 9 10 11 518 519 **SCLK** Byte Command→ Address Byte 1 Byte 2-Data out IO[3:0] 32H Addr. Data out Data out

Figure 51 Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.20 Extend Quad Page Program (C2H/3EH)

The Extend Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The extend quad Page Program command is entered by driving CS# Low, followed by the command code (C2H/3EH), three or four address Bytes and at least one data Byte on IO pins.

If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are



correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Extend Quad Page Program (EPP) command is not executed.

As soon as CS# is driven high, the self-timed Extend Quad Page Program cycle (whose duration is tPP) is initiated. While the Extend Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Extend Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. An Extend Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 52 Extend Quad Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 53 Extend Quad Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.21 Sector Erase (SE) (20H/21H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- Byte address or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence. The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase

cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

CS#

O 1 2 3 4 5 6 7 8 9 29 30 31

SCLK

Command

Figure 54 Sector Erase Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 55 Sector Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.22 32KB Block Erase (BE) (52H/5CH)

The 32KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed.

CS#

0 1 2 3 4 5 6 7 8 9 29 30 31


SCLK Command 24 Bits Address

SI 52H 23 22 -- 2 1 0 ////

MSB

Figure 56 32KB Block Erase Sequence Diagram (SPI)

Figure 57 32KB Block Erase Sequence Diagram (QPI)




8.23 64KB Block Erase (BE) (D8H/DCH)

The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and 3-Byte address or 4-Byte address on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.


The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP1, and BP0) bits is not executed.

Figure 58 64KB Block Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 59 64KB Block Erase Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.24 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low,



followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low → sending Chip Erase command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tcE) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 60 Chip Erase Sequence Diagram (SPI)






Figure 61 Chip Erase Sequence Diagram (QPI)



8.25 Enable QPI (38H)

The device support both Standard/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, "Enable QPI (38H)" command must be issued. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


Figure 62 Enable QPI mode command Sequence Diagram



8.26 Disable QPI (FFH)

To exit the QPI mode and return to Standard/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 63 Disable QPI mode command Sequence Diagram



8.27 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down command releases the device from deep power down mode.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to l_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 64 Deep Power-Down Sequence Diagram (SPI)






Figure 65 Deep Power-Down Sequence Diagram (QPI)



8.28 Release from Deep Power-Down (ABH)

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must



remain high during the tRES1 time duration.

When used to release the device from the Power-Down state, the command is the same as previously described, After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 66 Release Power-Down Sequence Diagram (SPI)





Figure 67 Release Power-Down Sequence Diagram (QPI)





8.29 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte (000000H) or 4-Byte (0000000H) Address \rightarrow 1 Byte Dummy \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.

Figure 68 Read Unique ID Sequence Diagram (SPI)





8.30 Read Identification (RDID) (9FH/9EH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by three Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 32-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands. In QPI mode, 8 dummy clocks is required between the command and data when the clock frequency is higher than 104MHz.

CS# 10 13 14 15 16 18 19 20 21 **SCLK** SI 9FH/9EH Manufacturer ID ← Memory Type ID23-16 SO MSB CS# 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** SI Device ID7-0 Manufacturer ID Capacity ID15-8 (5X4) SO **MSB MSB MSB**

Figure 70 Read Identification ID Sequence Diagram (SPI)

Figure 71 Read Identification ID Sequence Diagram (QPI, f_{SCLK}≤104MHz)





Figure 72 Read Identification ID Sequence Diagram (QPI, fsclk > 104MHz)



8.31 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Register command (01H, B1H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) and Page Program command (02H/12H, 32H/34H, C2H/3EH) are not allowed during Program suspend. The Write Register command (01H, B1H) and Erase Security Registers command (44H) and Erase commands (20H/21H, 52H/5CH, D8H/DCH, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation. The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Flag Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 73 Program/Erase Suspend Sequence Diagram (SPI)





Figure 74 Program/Erase Suspend Sequence Diagram (QPI)



8.32 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.

Figure 75 Program/Erase Resume Sequence Diagram





Figure 76 Program/Erase Resume Sequence Diagram (QPI)



8.33 Erase Security Registers (44H)

The GD25LB512ME provides 4K-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.


The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t_{SE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security

Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit in the Configuration Register can be used to OTP protect the security registers. Once the bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.


Address	A23-16	A15-12	A11-0
Security Register	00H	0000	Don't care

Figure 77 Erase Security Registers command Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 78 Erase Security Registers command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.34 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. The security register contains 16 pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address

CS# 9 10 28 29 30 31 32 33 34 35 36 37 38 39 3 7 **SCLK** 42H 0) SI **MSB** CS# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 **SCLK** SI MSB MSB MSB

Figure 79 Program Security Registers command Sequence Diagram (SPI)




Figure 80 Program Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.35 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte address (A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A11-A0 address reaches the last Byte of the register (Byte FFFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-8	A7-0
Security Register	00H	0000	Page Address	Byte Address




Figure 81 Read Security Registers command Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.




Figure 82 Read Security Registers command Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

8.36 Individual Block/Sector Lock (36H)/Unlock (39H)/Read (3DH)

The individual block/sector lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Configuration Register bit 2 at address 04h must be set to 0. If WPS=1, the write protection will be determined by the combination of BP (4:0) bits in the Status Register.

The individual Block/Sector Lock command (36H) sequence: CS# goes low →SI: Sending individual Block/Sector Lock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.

The individual Block/Sector Unlock command (39H) sequence: CS# goes low →SI: Sending individual Block/Sector Unlock command → SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address → CS# goes high.

The Read individual Block/Sector lock command (3DH) sequence: CS# goes low \rightarrow SI: Sending Read individual Block/Sector Lock command \rightarrow SI: Sending 3-Byte or 4-Byte individual Block/Sector Lock Address \rightarrow SO: The Block/Sector Lock Bit will out \rightarrow CS# goes high. If the least significant bit (LSB) is1, the corresponding block/sector is locked, if the LSB is 0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.

Figure 83 Individual Block/Sector Lock command Sequence Diagram (SPI)






Figure 84 Individual Block/Sector Lock command Sequence Diagram (QPI)




Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 85 Individual Block/Sector Unlock command Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 86 Individual Block/Sector Unlock command Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode, the address length becomes 32-bit.

Figure 87 Read Individual Block/Sector lock command Sequence Diagram (SPI)





Figure 88 Read Individual Block/Sector lock command Sequence Diagram (QPI)



8.37 Global Block/Sector Lock (7EH) or Unlock (98H)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock command, or can set to 0 by the Global Block/Sector Unlock command.

The Global Block/Sector Lock command (7EH) sequence: CS# goes low →SI: Sending Global Block/Sector Lock command → CS# goes high.

The Global Block/Sector Unlock command (98H) sequence: CS# goes low →SI: Sending Global Block/Sector Unlock command → CS# goes high.

Figure 89 Global Block/Sector Lock Sequence Diagram (SPI)




Figure 90 Global Block/Sector Lock Sequence Diagram (QPI)




Figure 91 Global Block/Sector Unlock Sequence Diagram (SPI)





Figure 92 Global Block/Sector Unlock Sequence Diagram (QPI)



8.38 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation (except in Continuous Read Mode) will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0).

When Flash is in QPI Mode or Continuous Read Mode (XIP), 66H&99H cannot reset Flash to power-on state. Therefore, it is recommended to send the following sequence to reset Flash in these modes:

- 1. 8CLK with IO<3:0>= all "H" or all "L": ensure Flash quit XIP mode
- 2. QPI format 66H/99H: ensure Flash in QPI mode can be reset
- 3. SPI format 66H/99H: ensure Flash in SPI mode can be reset

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low → Sending Enable Reset command → CS# goes high → CS# goes low → Sending Reset command → CS# goes high. Once the Reset command is accepted by the device, the device will take approximately tRST / tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bits in Flag Status Register before issuing the Reset command sequence.

Figure 93 Enable Reset and Reset command Sequence Diagram (SPI)





Figure 94 Enable Reset and Reset command Sequence Diagram (QPI)



8.39 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and



feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216B.

Figure 95 Read Serial Flash Discoverable Parameter command Sequence Diagram (SPI)




Figure 96 Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Table 16 Signature and Parameter Identification Data Values (Please contact GigaDevice for details)



9 ELECTRICAL CHARACTERISTICS

9.1 Power-On Timing

Figure 97 Power-on Timing




Table 17 Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.5		ms
VWI	Write Inhibit Voltage	1	1.4	V

9.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


9.3 Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature (T _A)	-40 to 85	°C
	-40 to 105	
Storage Temperature	-65 to 150	°C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V



Figure 98. Input Test Waveform and Measurement Level

Maximum Negative Overshoot Waveform






9.4 Capacitance Measurement Conditions

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN/COUT	Input/Output Capacitance			14	n E	VIN=0V
Cily/COOT	(IO pins: IO[3:0])			14	pF	VOUT=0V
CIN	Input Capacitance (except IO pins)			10	pF	VIN=0V
COUT	Output Capacitance (except IO pins)			10	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VC	C to 0.8VC	CC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 99. Absolute Maximum Ratings Diagram





9.5 DC Characteristics

(T_A = -40 $^{\circ}$ C ~85 $^{\circ}$ C , VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lы	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
Lance	Standby Current	CS#=VCC,		20	150	
I _{CC1}	Standby Current	VIN=VCC or VSS		20	150	μA
I _{CC2}	Deep Power-Down Current	CS#=VCC,		4	50	
ICC2	Deep Fower-Down Current	VIN=VCC or VSS		4	50	μA
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		18	28	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
Іссз	Operating Current (Read)	at 133MHz,		15	25	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 90MHz DTR,		22	30	mA
		Q=Open(x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		12	20	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		12	20	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		12	20	mA
Icc7	Operating Current (BE)	CS#=VCC		12	20	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		12	20	mA
V _{IL}	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

Note:

- 1. Typical value at $T_A = 25^{\circ}C$, VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

GD25LB512ME

(TA = -40 $^{\circ}\text{C} \sim 105 \,^{\circ}\text{C}$, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lц	Input Leakage Current				±2	μA
I _{LO}	Output Leakage Current				±2	μA
	Charadles Command	CS#=VCC,		20	200	
Icc ₁	Standby Current	VIN=VCC or VSS		20	300	μΑ
	D D D	CS#=VCC,		4	400	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		4	100	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 166MHz,		18	33	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
I _{CC3}	Operating Current (Read)	at 133MHz,		15	30	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 90MHz DTR,		22	35	mA
		Q=Open(x4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		12	25	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	25	mA
Icc ₆	Operating Current (SE)	CS#=VCC		12	25	mA
Icc7	Operating Current (BE)	CS#=VCC		12	25	mA
Icc8	Operating Current (CE)	CS#=VCC		12	25	mA
VıL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	Іон = -100μΑ	VCC-0.2			V

Note:

- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



9.6 AC Characteristics

(T_A = -40 $^{\circ}$ C ~85 $^{\circ}$ C , VCC=1.65~2.0V, C_L=12pF)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency for: Quad Output Fast Read			400	
f _{C1}	(6BH, 6CH)			166	MHz
fc2	Serial Clock Frequency for all instructions except			400	NAL I—
	03H, 13H, EEH, EDH			133	MHz
4	Serial Clock Frequency for DTR Quad I/O Fast Read			00	MU
f _{C3}	(EEH, EDH) instructions			90	MHz
f_R	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
t _{CLH}	Serial Clock High Time	45% (1/fc)			ns
tcll	Serial Clock Low Time	45% (1/fc)			ns
	Serial Clock Rise Time (Slew Rate) (fSCLK≤100MHz)	0.6			V/ns
tclch	Serial Clock Rise Time (Slew Rate) (fSCLK≤133MHz)	0.8			V/ns
tchcl	Serial Clock Rise Time (Slew Rate) (fSCLK≤166MHz)	1			V/ns
tslch	CS# Active Setup Time	4			ns
tchsh	CS# Active Hold Time	3			ns
t _{CLSH}	CS# Active Hold Time (DTR)	3			ns
tshch	CS# Not Active Setup Time	3			ns
tchsl	CS# Not Active Hold Time	5			ns
	CS# High Time (Read)	20			ns
tshsl	CS# High Time (Write)	40			ns
tshqz	Output Disable Time			8	ns
tcLQX	Output Hold Time	1			20
tchqx	Output Hold Time	1			ns
	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
t DVCH	Data In Setup Time (STR) (fSCLK≤166MHz)	1			ns
t _{DVCH}	Data In Setup Time (DTR)	1			ns
t _{DVCL}	Data in Hold Time (CTD) (SCC) (/<122MUz)	2			20
t_{CHDX}	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
4	Data In Hold Time (STR) (fSCLK≤166MHz)	1			ns
t _{CLDX}	Data In Hold Time (DTR)	1			ns
tclox	Clock Transient To Output Valid (30pF)			8	ns
tctqv tchqv	Clock Transient To Output Valid (12pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode	100		3	μs
יטר	CS# High To Standby Mode Without Electronic			3	μο
t _{RES1}	Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
trs	Latency Between Resume And Next Suspend	100		20	μs



GD25LB512ME

t _{RST}	CS# High To Next Command After Reset (Except From Erase)		40	μs
trst_e	CS# High To Next Command After Reset (From Erase)		25	ms
t _W	Write Status Register Cycle Time Write Non-Volatile Configuration Register Cycle Time	2	20	ms
t _{BP1}	Byte Program Time (First Byte)	30	70	μs
t _{BP2}	Additional Byte Program Time (After First Byte)	2.5	12	μs
t _{PP}	Page Programming Time	0.18	1.2	ms
tse	Sector Erase Time	30	300	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.1	1.5	S
t _{BE2}	Block Erase Time (64K Bytes)	0.2	2	S
tce	Chip Erase Time (GD25LB512ME)	100	300	S

Note:

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tW + tRST



 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V, C_L = 12pF)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency for: Quad Output Fast Read			400	N 41 1-
f _{C1}	(6BH, 6CH)			166	MHz
foo	Serial Clock Frequency for all instructions except			400	NAL 1-
f _{C2}	03H, 13H, EEH, EDH			133	MHz
f _{C3}	Serial Clock Frequency for DTR Quad I/O Fast Read			90	MHz
103	(EEH, EDH) instructions			90	IVII IZ
f_{R}	Serial Clock Frequency For: Read (03H, 13H)			60	MHz
tclh	Serial Clock High Time	45% (1/fc)			ns
tcll	Serial Clock Low Time	45% (1/fc)			ns
	Serial Clock Rise Time (Slew Rate) (fSCLK≤100MHz)	0.6			V/ns
tclch	Serial Clock Rise Time (Slew Rate) (fSCLK≤133MHz)	0.8			V/ns
tchcl	Serial Clock Rise Time (Slew Rate) (fSCLK≤166MHz)	1			V/ns
tslch	CS# Active Setup Time	4			ns
tchsh	CS# Active Hold Time	3			ns
tclsh	CS# Active Hold Time (DTR)	3			ns
tsнсн	CS# Not Active Setup Time	3			ns
tchsl	CS# Not Active Hold Time	5			ns
	CS# High Time (Read)	20			ns
tshsl	CS# High Time (Write)	40			ns
t _{SHQZ}	Output Disable Time			8	ns
tclqx	Outset Held Time	4			
t _{CHQX}	Output Hold Time	1			ns
	Data In Setup Time (STR) (fSCLK≤133MHz)	2			ns
t DVCH	Data In Setup Time (STR) (fSCLK≤166MHz)	1			ns
t _{DVCH}	Date in Catan Time (DTD)	4			
tovcl	Data In Setup Time (DTR)	1			ns
	Data In Hold Time (STR) (fSCLK≤133MHz)	2			ns
t CHDX	Data In Hold Time (STR) (fSCLK≤166MHz)	1			ns
tchdx tcldx	Data In Hold Time (DTR)	1			ns
tclqv	Clock Transient To Output Valid (30pF)			8	ns
t _{CHQV}	Clock Transient To Output Valid (12pF)			6	ns
twnsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			_	
t _{RES1}	Signature Read			30	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs

GD25LB512ME

t _{RST}	CS# High To Next Command After Reset (Except			40	μs
	From Erase)				
t _{RST_E}	CS# High To Next Command After Reset (From			25	ms
_	Erase)				
t₩	Write Status Register Cycle Time	2	30	ms	
ίγγ	Write Non-Volatile Configuration Register Cycle Time	2	30	1115	
t _{BP1}	Byte Program Time (First Byte)		30	140	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	25	μs
tpp	Page Programming Time		0.18	2	ms
tse	Sector Erase Time		30	500	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.1	1.6	S
t _{BE2}	Block Erase Time (64K Bytes)		0.2	3	S
tce	Chip Erase Time (GD25LB512ME)		100	450	S

Note:

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Time of CS# High To Next Command After Reset from 01H/B1H command would be tW + tRST

Figure 100. Serial Input Timing




Figure 101. Output Timing




Figure 102. Serial Input Timing (DTR)




Figure 103. Serial Output Timing (DTR)




Figure 104. DQS Output Timing (DTR)




Figure 105. Resume to Suspend Timing Diagram




Figure 106. RESET Timing




Table 17. Reset Timing


Symbol	Parameter	Min.	Тур.	Max.	Unit.
t _{RLRH}	Reset Pulse Width	1			μs
t _{RHSL}	Reset High Time Before Read	50			ns
4	Reset Recovery Time (From Read or Program)			40	μs
t _{RB}	Reset Recovery Time (From Erase)			25	ms

Note:

- 1. Time of Reset Recovery Time from 01H/B1H command would be tW + tRB
- 2. The device need tRB (max) at most to get ready for all commands after RESET# low.



10 ORDERING INFORMATION



*This datasheet applies to temperature range I: Industrial (-40°C to +85°C), J: Industrial (-40°C to +105°C) and F: Industrial+ (-40°C to +85°C) only. Please contact GigaDevice sales for extended temperature industrial products and automotive products.

^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.



10.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25LB512MEFIR	512Mbit	SOP16 300mil
GD25LB512MEYIG	512Mbit	WSON8 (8x6mm)
GD25LB512MEBIR	512Mbit	TFBGA-24ball (5x5 Ball Array)
GD25LB512ME3IRR	512Mbit	WLCSP 3-2-3 ball array

Temperature Range J: Industrial (-40°C to +105°C)


Product Number	Density	Package Type
GD25LB512MEFJR	512Mbit	SOP16 300mil
GD25LB512MEYJG	512Mbit	WSON8 (8x6mm)
GD25LB512MEBJR	512Mbit	TFBGA-24ball (5x5 Ball Array)


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25LB512MEFFR	512Mbit	SOP16 300mil
GD25LB512MEYFG	512Mbit	WSON8 (8x6mm)
GD25LB512MEBFR	512Mbit	TFBGA-24ball (5x5 Ball Array)


11 PACKAGE INFORMATION

11.1 Package SOP16 300MIL










Dimensions


Syı	mbol		A4	40	L	_	-	1	F4			14		•	
U	Jnit	Α	A1	A2	b	С	D	E	-	E1	е	L	L1	n	θ
	Min	-	0.10	2.05	0.31	0.10	10.20	10.10	7.40		0.40		0.25	0	
mm	Nom	-	0.20	-	0.41	0.25	10.30	10.30	7.50	1.27	-	1.40	-	-	
	Max	2.65	0.30	2.55	0.51	0.33	10.40	10.50	7.60		1.27		0.75	8	

Note:

- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.


11.2 Package WSON8 (8x6mm)





Top View

Side View



Bottom View


Dimensions


Syı	mbol	۸	A1		b	D	D2	Е	E2		
U	Jnit	Α	AI	С	D	U	DZ	_	LZ	е	_
	Min	0.70	0.00	0.180	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.203	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.250	0.45	8.10	3.50	6.10	4.40		0.55


Note:

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.

11.3 Package TFBGA-24BALL (5x5 ball array)








Dimensions

	mbol	Α	A 1	A2	b	E	E1	D	D1	е
	Jnit									
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	4.00	8.00	4.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.

11.4 Package WLCSP(3-2-3 ball array)



Dimensions

	mbol Init	Α	A 1	A2	А3	b	eD	еE	e1	D1	E1
	Min	0.380	0.125	0.215		0.195					
mm	Nom	0.410	0.145	0.240	0.025 BSC	0.220	0.400 BSC	0.350 BSC	0.700 BSC	5.200 BSC	4.200 BSC
	Max	0.440	0.165	0.265	DOC	0.245	DSC	ВЗС	ВЗС	DSC	DOC

Note:

1. Please contact GigaDevice for full dimension information.





12 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial release	All	2020-6-5



Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.

单击下面可查看定价,库存,交付和生命周期等信息

>>GigaDevice(兆易创新)